EPC1 Altera Corporation, EPC1 Datasheet - Page 33

no-image

EPC1

Manufacturer Part Number
EPC1
Description
Configuration EPROMs For Flex Devices
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPC1.0-24P-FPC(52207-2485)
Manufacturer:
RFMD
Quantity:
5 000
Part Number:
EPC1015P
Manufacturer:
IDT
Quantity:
514
Part Number:
EPC1064
Manufacturer:
ALTERA
0
Part Number:
EPC1064C8
Quantity:
5 510
Part Number:
EPC1064C8
Manufacturer:
ALPHA
Quantity:
5 510
Part Number:
EPC1064L20
Manufacturer:
ALTERA
0
Part Number:
EPC1064LC
Quantity:
1
Part Number:
EPC1064LC
Manufacturer:
ALTERA
0
Part Number:
EPC1064LC- 20
Manufacturer:
ALTERA
0
Part Number:
EPC1064LC20
Manufacturer:
ALTERA
0
Part Number:
EPC1064LC20
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPC1064LC20
Quantity:
88
Part Number:
EPC1064LC20H
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPC1064LI20
Manufacturer:
ALTERA
Quantity:
20 000
Altera Corporation
t
t
t
t
t
f
t
t
t
t
f
t
t
t
t
t
t
t
t
f
t
t
t
t
f
t
t
t
Symbol
Symbol
CE
OEZX
CO
MCH
MCL
CK
SCH
SCL
CASC
CCA
CDOE
OEC
NRCAS
NRR
CE
OEZX
CO
MCH
MCL
CK
SCH
SCL
CASC
CCA
CDOE
OEC
NRCAS
NRR
Table 22. ACEX 1K, FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC1 &
EPC1441 Devices at 5.0-V
Table 23. ACEX 1K, FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC1 &
EPC1441 Devices at 3.3-V
OE high to first clock delay
OE high to data output enabled
DCLK to data out delay
DCLK high time for the first device in the
configuration chain
DCLK low time for the first device in the
configuration chain
Clock frequency
DCLK high time for subsequent devices
DCLK low time for subsequent devices
CLK rising edge to nCASC
nCS to nCASC cascade delay
CLK to data enable/disable
OE low to CLK disable delay
OE low (reset) to nCASC delay
OE low time (reset) minimum
OE high to first clock delay
OE high to data output enabled
DCLK to data out delay
DCLK high time for the first device in the
configuration chain
DCLK low time for the first device in the
configuration chain
Clock frequency
DCLK high time for subsequent devices
DCLK low time for subsequent devices
CLK rising edge to nCASC
nCS to nCASC cascade delay
CLK to data enable/disable
OE low to CLK disable delay
OE low (reset) to nCASC delay
OE low time (reset) minimum
Parameter
Parameter
Configuration Devices for SRAM-Based LUT Devices Data Sheet
Conditions
Conditions
Min
Min
100
100
6.7
30
30
30
30
50
50
50
50
2
Typ
Typ
125
125
50
50
10
4
Max
Max
16.7
200
300
250
250
50
20
75
75
20
10
20
20
25
80
30
10
25
15
30
30
30
Unit
MHz
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
33

Related parts for EPC1