HY29F800A Hynix Semiconductor, HY29F800A Datasheet - Page 11

• Manufacturer Part Number: HY29F800A
• Description: Flash Memory
• Manufacturer: Hynix Semiconductor

Table 5. HY29F800A Command Sequences
Legend:
X = Don’t Care
RA = Memory address of data to be read
RD = Data read from location RA during the read operation
STATUS = Sector protect status: 0x00 = unprotected, 0x01 = protected.
Notes:
1. All values are in hexadecimal. DQ[15:8] are don’t care for unlock and command cycles.
2. All bus cycles are write operations unless otherwise noted.
3. Address is A[10:0] in Word mode and A[10:-1] in Byte mode. A[18:11] are don’t care except as follows:
4. The Erase Suspend command is valid only during a sector erase operation. The system may read and program in non-erasing sectors, or enter the Electronic
5. The Erase Resume command is valid only during the Erase Suspend mode.
6. The second bus cycle is a read cycle.
7. The fourth bus cycle is a read cycle.
8. Either command sequence is valid. The command is required only to return to the Read mode when the device is in the Electronic ID command mode or if
R
R
P
C
S
E
E
o r
a r
a r
e
e
e
h
•
•
•
a
s
p i
t c
ID mode, while in the Erase Suspend mode.
DQ[5] goes High during a program or erase operation. It is not required for normal read operations.
g
s
s
t e
d
r o
e
e
a r
M
D
S
E
R /
For RA and PA, A[18:11] are the upper address bits of the byte to be read or programmed.
For the sixth cycle of Sector Erase, SA = A[18:12] are the sector address of the sector to be erased.
For the fourth cycle of Sector Protect Verify, SA = A[18:12] are the sector address of the sector to be verified.
R /
S
R
e
e
a r
m
a
E
e
v
t c
s u
n
e
e
s
c i
C
s
a r
u
s
s
r o
t e
e
p
a f
e
o
t e
u
s
e
m
m
e
t c
C
P
1
n
2
e
o r
m
o
d
r u
, 6
d
, 7
5
4
a
8
e t
r e
e
8
n
t c
d
C
V
o
S
d
r e
e
e
q
y f i
u
e
n
c
e
W
W
W
W
W
W
W
B
B
B
B
B
B
B
o
y
o
y
o
y
o
y
o
y
o
y
o
y
e t
e t
e t
e t
e t
e t
e t
d r
d r
d r
d r
d r
d r
d r
C
W
y
i r
c
4
3
6
6
3
3
3
1
1
1
e l
e t
s
X
A
A
A
A
X
X
A
A
A
A
5
5
5
5
5
5
5
X
A
A
A
A
X
X
A
A
A
d
5
5
5
5
5
5
5
d
X
5
A
5
A
5
A
5
A
X
X
5
A
5
A
5
A
F
r i
t s
D
A
A
A
A
A
A
A
F
B
3
a
A
A
A
A
0
A
A
A
0
0
a t
PA = Address of the data to be programmed
PD = Data to be programmed at address PA
SA = Sector address of sector to be erased or verified (see Note 3 and Table 1).
A
2
2
2
2
2
2
2
5
5
5
5
5
5
5
R
A
A
A
A
A
A
A
d
5
5
5
5
5
5
5
S
A
d
A
5
A
5
A
5
A
5
A
5
A
5
A
5
e
c
o
n
D
R
d
5
5
5
5
5
5
5
a
5
5
5
5
5
5
5
D
a t
A
A
A
A
A
A
A
A
5
5
5
5
5
5
5
A
A
A
A
A
A
A
d
5
5
5
5
5
5
5
d
5
A
5
A
5
A
5
A
5
A
5
A
5
A
T
i h
B
d r
u
D
A
F
8
8
9
9
9
s
a
0
0
0
0
0
0
0
a t
C
y
c
S (
S (
e l
A
A
A
X
X
5
5
X
A
A
R
s
P
A
A
d
5
5
0
0
0
X )
X )
A
A
, 1
F
d
5
A
5
A
0
2
1
0
0
, 2
o
2
4
r u
3
D
2
S
h t
2
D
6
T
R
A
A
A
P
D
A
a
T (
D
A
A
D
T
D
6
a t
U
o
T (
S
p
o
B
p
A
2
2
o
5
5
A
A
B
o
d
5
5
o
, ) t
d
A
5
A
5
F
o
f i
, ) t
5
h t
8
D
2
B (
5
5
2
a
5
5
5
a t
t o
8
o t
B (
m
t o
A
A
5
S
B
A
d
5
o t
A
o
d
5
A
S
m
o
) t
x i
B
h t
o
D
o
1
3
a
) t
0
0
a t