HY29F800A Hynix Semiconductor, HY29F800A Datasheet - Page 7

• Manufacturer Part Number: HY29F800A
• Description: Flash Memory
• Manufacturer: Hynix Semiconductor

Table 3. HY29F800A Bus Operations Requiring High Voltage
Notes:
1. L = V
2. Address bits not specified are Don’t Care.
3. See text for additional information.
4. SA = sector address. See Table 1.
5. DQ[15] is the A[-1] input in Byte Mode (BYTE# = L).
by placing the byte or word address on the device’s
address inputs while the data to be written is input
on DQ[7:0] in Byte mode (BYTE# = L) and on
DQ[15:0] in Word mode (BYTE# = H). The host
system must drive the CE# and WE# pins Low
and drive OE# High for a valid write operation to
take place. All addresses are latched on the fall-
ing edge of WE# or CE#, whichever happens later.
All data is latched on the rising edge of WE# or
CE#, whichever happens first.
The ‘Device Commands’ section of this document
provides details on the specific device commands
implemented in the HY29F800A.
Output Disable Operation
When the OE# input is at V
device is disabled and the data bus pins are placed
in the high impedance state.
Standby Operation
When the system is not reading from or writing to
the HY29F800A, it can place the device in the
Standby mode. In this mode, current consump-
tion is greatly reduced, and the data bus outputs
are placed in the high impedance state, indepen-
dent of the OE# input. The Standby mode can
invoked using two methods.
Rev. 1.1/Feb 02
S
S
U
M
S
P
V
e T
D
C
e
e
e
n
e
o r
a
e
m
p
i r
t c
t c
o
t c
n
v
e t
o r
c i f
p
u
d
O
r o
r o
c i
r o
a f
t c
o
e
e t
p
e
t a
a r
o i
P
U
t c
G
r e
t c
IL
H
o i
H
o r
n
y r
r u
o r
n
, H = V
Y
t a
Y
p
n
2
e t
r e
2
u
o r
S
o i
9
9
p
t c
e
F
F
e t
C
n
t c
8
8
t c
o
0
0
IH
3
r o
0
d
0
, X = Don’t Care. See DC Characteristics for voltage levels.
A
A
e
B
T
C
V
X
L
L
L
L
E
D I
#
O
V
V
X
E
L
L
L
IH
D I
D I
, output data from the
#
W
X
X
X
H
H
H
E
#
R
E
V
S
H
H
H
H
H
D I
E
T
#
A
1 [
S
S
8
X
X
X
X
A
A
1 :
4
4
] 2
The device enters the CE# CMOS Standby mode
if the CE# and RESET# pins are both held at V
± 0.5V. Note that this is a more restricted voltage
range than V
High, but not within V
in the CE# TTL Standby mode, but the standby
current will be greater.
The device enters the RESET# CMOS Standby
mode when the RESET# pin is held at V
If RESET# is held Low but not within V
the HY29F800A will be in the RESET# TTL
Standby mode, but the standby current will be
greater. See Hardware Reset Operation section
for additional information on the reset operation.
The device requires standard access time (t
read access when the device is in either of the
standby modes, before it is ready to read data. If
the device is deselected during erasure or pro-
gramming, it continues to draw active current until
the operation is completed.
Hardware Reset Operation
The RESET# pin provides a hardware method of
resetting the device to reading array data. When
the RESET# pin is driven Low for the minimum
specified period, the device immediately termi-
nates any operation in progress, tri-states the data
bus pins, and ignores all read/write commands for
[ A
V
V
V
V
V
X
] 9
D I
D I
D I
D I
D I
[ A
X
X
X
L
L
L
] 6
[ A
1, 2
IH
X
X
X
H
L
L
. If both CE# and RESET# are held
] 1
[ A
X
X
X
H
L
L
] 0
CC
U
P
± 0.5V, the device will be
D
n
0
0
o r
r p
0
0
Q
0
0 x
0 x
D
x
x
t o
e t
5 x
X
X
[
A
D
: 7
0
1
N I
c e
c
D
8
6
e t
] 0
=
=
e t
d
d
B
HY29F800A
0
Y
=
D
2 x
X
X
X
X
D
T
H
N I
E
2
Q
SS
#
SS
1 [
± 0.5V,
: 5
B
± 0.5V.
H
H
H
H
H
H
CE
=
Y
g i
g i
g i
g i
g i
g i
] 8
T
L
) for
h
h
h
h
h
h
E
Z -
Z -
Z -
Z -
Z -
Z -
5
CC
#
7