MPC5554 Motorola, MPC5554 Datasheet - Page 8

no-image

MPC5554

Manufacturer Part Number
MPC5554
Description
Microcontroller
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5554AZP132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5554MVR132
Manufacturer:
CQC
Quantity:
30 000
Part Number:
MPC5554MVR132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC5554MVR132
Quantity:
265
Part Number:
MPC5554MVR132R2
Manufacturer:
RICHTEK
Quantity:
12 000
Part Number:
MPC5554MVR132R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5554MVR80
Manufacturer:
FREESCAL
Quantity:
200
Part Number:
MPC5554MZP112
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC5554MZP132
Manufacturer:
FREES
Quantity:
5 510
Part Number:
MPC5554MZP132
Manufacturer:
AD
Quantity:
5 510
Part Number:
MPC5554MZP132
Manufacturer:
FREESCA
Quantity:
2 038
Part Number:
MPC5554MZP132
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC5554MZP80
Manufacturer:
FREESCALE
Quantity:
20 000
Features
8
2 enhanced serial communication interface (eSCI) modules
— UART mode provides NRZ format and half or full duplex interface
— eSCI bit rate up to 1 Mbps
— Advanced error detection, and optional parity generation and detection
— Word length programmable as 8 or 9 bits
— Separately enabled transmitter and receiver
— LIN Support
— DMA support
— Interrupt request support
3 FlexCANs
— 64 message buffers each
— Full implementation of the CAN protocol specification, Version 2.0B
— Based on and including all existing features of the Freescale TouCAN module
— Programmable acceptance filters
— Short latency time for high priority transmit messages
— Arbitration scheme according to message ID or message buffer number
— Listen only mode capabilities
— Programmable clock source: system clock or oscillator clock
Nexus development interface (NDI)
— Per IEEE®-ISTO 5001-2003
— Real time development support for e200z6 core and eTPU engines through Nexus Class 3
— Data trace of eDMA accesses
— Read and write access
— Configured via the IEEE® 1149.1 (JTAG) port
— High bandwidth mode for fast message transmission
— Reduced bandwidth mode for reduced pin usage
IEEE® 1149.1 JTAG controller (JTAGC)
— IEEE® 1149.1-2001 Test Access Port (TAP) interface
— A JCOMP input that provides the ability to share the TAP. Selectable modes of operation
— A 5-bit instruction register that supports IEEE® 1149.1-2001 defined instructions
— A 5-bit instruction register that supports additional public instructions
— 3 test data registers: bypass, boundary scan, and device identification
– Chaining of DSI submodules
– Triggered transfer control and change in data transfer control (for reduced EMI)
(some Class 4 support)
include JTAGC/debug or normal system operation.
MPC5554 Microcontroller Product Brief, Rev. 2.1
Freescale Semiconductor

Related parts for MPC5554