IDT5V9885B Integrated Device Technology, Inc., IDT5V9885B Datasheet - Page 12

no-image

IDT5V9885B

Manufacturer Part Number
IDT5V9885B
Description
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5V9885B-003PFI
Manufacturer:
IDT
Quantity:
2 351
Part Number:
IDT5V9885B-003PFI8
Manufacturer:
IDT
Quantity:
107
Part Number:
IDT5V9885B-006NLGI
Manufacturer:
MOTOROLA
Quantity:
4 601
Part Number:
IDT5V9885B-007NLGI
Manufacturer:
TDT
Quantity:
2 615
Part Number:
IDT5V9885B-007NLGI8
Manufacturer:
IDT
Quantity:
192
Part Number:
IDT5V9885BNLGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BNLGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT5V9885BPFGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
LOOP FILTER
the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide
loop bandwidth is best for low jitter generation. The specific loop filter components that can be programmed are the resistor via the RZ[3:0] bits, pole capacitor
via the CZ[3:0] bits, zero capacitor via the CP[3:0] bits, and the charge pump current via the IP[2:0] bits.
the fastest and easiest way to calculate the PLL loop bandwidth (Fc) given the programmable loop filter parameters is as follows.
phase margin thus compromising loop stability.
IDT5V9885B
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
The loop filter for each PLL can be programmed to optimize the jitter performance. The low-pass frequency response of the PLL is the mechanism that dictates
The following equations govern how the loop filter is set.
Resistor (Rz) = 0.3KΩ + RZ[3:0] * 1KΩ
Zero capacitor (Cz) = 6pF + CZ[3:0] * 27.2pF (Eq. 16)
Pole capacitor (Cp) = 1.3pF + CP[3:0] * 0.75pF (Eq. 17)
Charge pump current (Ip) = 5 * 2
PLL loop filter design is beyond the scope of this datasheet. Refer to design procedures for 3-order charge-pump based PLLs. For the sake of simplicity,
PLL Loop Bandwidth:
Charge pump gain (Kφ) = Ip / 2π
VCO gain (K
M = Total multiplier value (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail)
ωc = Rz * Kφ * K
Fc = ωc / 2π
Note, the phase/frequency detector frequency (F
Parameter
C P
CZ
RZ
IP
M * (Cz + Cp)
VCO
) = 950MHz/V * 2π (Eq. 20)
VCO
* Cz (Eq. 21)
(Eq. 22)
Bits
4
4
4
3
IP[2:0]
From PFD
μA
(Eq. 19)
DOWN
(Eq. 15)
(Eq. 18)
Charge Pump and Loop Filter Configuration
PFD
UP
) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce your
Step
27.2
0.75
2
1
n
V
DD
Ip
Ip
12
Min
0.3
1.3
6
5
Cz
Rz
Cp
To VCO
INDUSTRIAL TEMPERATURE RANGE
12.55
Max
15.3
414
640
Units
K Ω
μA
pF
pF

Related parts for IDT5V9885B