DS1023 Dallas Semiconducotr, DS1023 Datasheet - Page 13

• Manufacturer Part Number: DS1023
• Description: 8-Bit Programmable Timing Element
• Manufacturer: Dallas Semiconducotr

NOTES:
1. Delay from input to output with a programmed delay value of zero.
2. This is the relative delay between REF and OUT. The device is trimmed such that when programmed
3. The reference delay is closely matched to the step zero delay to allow relative timings down to zero or
4. This is the worst case condition when the SubDAC switches from its maximum to minimum value.
5. This is the actual measured delay from IN to OUT. This parameter will exhibit greater temperature
6. This is the actual measured delay with respect to the REF output. This parameter more closely
7. This is the maximum deviation from a straight line response drawn between the step zero delay and
8. Change in delay value when the inverted output is selected instead of the normal, non-inverting,
9. In PWM mode the delay between the rising edge of the input and the rising edge of the output.
10. The minimum value for which the PWM pulse width should be programmed. Narrower pulse widths
11. This is the minimum allowable interval between transitions on the input to assure accurate device
12. This parameter applies to normal delay mode only. When a 50% duty cycle input clock is used this
13. Measured from rising edge of the input to the rising edge of the output (t
14. From rising edge to rising edge.
15. This is the difference in measured delay between rising edge (input to output), t
16. Faster rise and fall times will give the greatest accuracy in measured delay. Slow edges (outside the
to zero delay the OUT output will always appear before the REF output.
numerically equal to t
less.
All other steps are 0.5 lsb. This comment does not apply to -200 and -500 devices which do not use
a SubDAC. (See Figure 14)
variation than the relative delay parameter.
reflects the programmed delay value than the absolute delay parameter. (See Figure 15).
the maximum programmed delay. Therefore it is indicative of the maximum error in the measured
delay versus the programmed delay with respect to the REF output. The absolute delay measurement
from IN to OUT will in addition have an offset error equal to the step zero delay and its tolerance.
(See Figure 13).
output.
may be programmed but output levels may be impaired and ultimately no output pulse will be
produced.
operation. This parameter may be violated but timing accuracy may be impaired and ultimately very
narrow pulse widths will result in no output from the device.
defines the highest usable clock frequency. When asymmetrical clock inputs are used the maximum
usable clock frequency must be reduced to conform to the minimum input pulse width requirement. In
PWM mode the minimum input period is equal to the step zero delay and the programmed delay
(t
(input to output), t
specification maximum) may result in erratic operations.
DO
+ t
D
).
DF
.
D0
-t
REF
. (See Figure 15).
13 of 16
DR
).
DR
This parameter is
and falling edges
DS1023