XC3S250E Xilinx, Inc., XC3S250E Datasheet - Page 67

• Manufacturer Part Number: XC3S250E
• Description: Spartan-3E FPGA Family
• Manufacturer: Xilinx, Inc.

Functional Description
The mode select pins, M[2:0], must all be Low when sam-
pled, when the FPGA’s INIT_B output goes High. After con-
figuration, when the FPGA’s DONE output goes High, the
mode select pins are available as full-featured user-I/O pins.
enable pull-up resistors on all user-I/O pins during configu-
ration or High to disable the pull-up resistors. The HSWAP
control must remain at a constant logic level throughout
Table 42: Serial Master Mode Connections
60
P
HSWAP
M[2:0]
DIN
CCLK
DOUT
INIT_B
Pin Name
P
Similarly, the FPGA’s HSWAP pin must be Low to
FPGA Direction
bidirectional I/O
Open-drain
Output
Output
Input
Input
Input
User I/O Pull-Up Control. When Low
during configuration, enables pull-up
resistors in all I/O pins to respective I/O
bank V
0: Pull-ups during configuration
1: No pull-ups
Mode Select. Selects the FPGA
configuration mode.
Serial Data Input.
Configuration Clock. Generated by
FPGA internal oscillator. Frequency
controlled by ConfigRate bitstream
generator option. If CCLK PCB trace is
long or has multiple connections,
terminate this output to maintain signal
integrity.
Serial Data Output.
Initialization Indicator. Active Low. Goes
Low at start of configuration during
Initialization memory clearing process.
Released at end of memory clearing,
when mode select pins are sampled.
Requires external 4.7 kΩ pull-up resistor
to VCCO_2.
CCO
input.
Description
www.xilinx.com
FPGA configuration. After configuration, when the FPGA’s
DONE output goes High, the HSWAP pin is available as
full-featured user-I/O pin and is powered by the VCCO_0
supply.
The FPGA's DOUT pin is used in daisy-chain applications,
described later. In a single-FPGA application, the FPGA’s
DOUT pin is not used but is actively driving during the con-
figuration process.
Drive at valid logic level
throughout configuration.
M2 = 0, M1 = 0, M0 = 0.
Sampled when INIT_B goes
High.
Receives serial data from
PROM’s D0 output.
Drives PROM’s CLK clock
input.
Actively drives. Not used in
single-FPGA designs. In a
daisy-chain configuration,
this pin connects to DIN input
of the next FPGA in the chain.
Connects to PROM’s
OE/RESET input. FPGA
clears PROM’s address
counter at start of
configuration, enables
outputs during configuration.
PROM also holds FPGA in
Initialization state until PROM
reaches Power-On Reset
(POR) state. If CRC error
detected during
configuration, FPGA drives
INIT_B Low.
During Configuration
Advance Product Specification
DS312-2 (v1.1) March 21, 2005
User I/O
User I/O
User I/O
User I/O
User I/O
User I/O
After Configuration
R