ad5539jq Analog Devices, Inc., ad5539jq Datasheet - Page 8

• Manufacturer Part Number: ad5539jq
• Description: Ultrahigh Frequency Operational Amplifier
• Manufacturer: Analog Devices, Inc.

AD5539
frequency. Both of these circuit techniques add a large amount
of leading phase shift at the crossover frequency, greatly aiding
stability.
The lag network (R
tion, i.e., the amplifier operates at a higher noise gain, above
some frequency, typically one-tenth of the crossover frequency.
As an example, to achieve a noise gain of 5 at frequencies above
44 MHz, for the circuit of Figure 15, would require a network
of:
and . . .
It is worth noting that an R
crease the noise gain above 5 at all frequencies. However, this
approach has the disadvantage of also increasing the dc offset
and low frequency noise errors by an amount equal to the in-
crease in gain, in this case, by a factor of 5.
SOME PRACTICAL CIRCUITS
The preceding general principles may now be applied to some
actual circuits.
A General Purpose Inverter Circuit
Figure 17 is a general purpose inverter circuit operating at a
gain of –2.
For this circuit, the total capacitance at the inverting input is ap-
proximately 3 pF; therefore, C
needs to be approximately 1.5 pF. As shown in Figure 17, a
small trimmer is used to optimize the frequency response of this
circuit. Without a lag compensation network, the noise gain of
the circuit is 3.0 and, as shown in Figure 18, the output ampli-
tude remains within 0.5 dB to 170 MHz and the –3 dB band-
width is 200 MHz.
Figure 17. A General Purpose Inverter Circuit
C
R
LAG
LAG
LAG
2 R
, C
4R1 / R2 – 1
LAG
LAG
LAG
) increases the feedback attenua-
R1
LEAD
1
resistor may be used alone, to in-
44 10
from Equations 1 and 2
6
(3)
(4)
–8–
Figure 18. Response of the (Figure 17) Inverter Circuit
without a Lag Compensation Network
A lag network (Figure 15) can be added to improve the response
of this circuit even further as shown in Figures 19 and 20. In al-
most all cases, it is imperative to make capacitor C
able; in some cases, C
component and circuit capacitance variations will dominate cir-
cuit performance.
Figure 19. Response of the (Figure 17) Inverter Circuit
with an R
Figure 20. Response of the (Figure 17) Inverter Circuit
with an R
Employed
LAG
LAG
and a C
Compensation Network Employed
LAG
LAG
must also be variable. Otherwise,
Compensation Network
LEAD
adjust-
REV. B