mcf52211 Freescale Semiconductor, Inc, mcf52211 Datasheet

Page 1

... Supports MCF52210 / 52211 / 52212 / 52213 The MCF52211 is a member of the ColdFire reduced instruction set computing (RISC) microprocessors. This document provides an overview of the 32-bit MCF52211 microcontroller, focusing on its highly integrated and diverse feature set. This 32-bit device is based on the Version 2 ColdFire core operating at a frequency MHz, offering high performance and low power consumption ...

Page 2

... MAPBGA Package .51 3.4 100-pin LQFP Package .53 4 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54 List of Figures Figure 1. MCF52211 Block Diagram . . . . . . . . . . . . . . . . . . . . . . 4 Figure 2. 100 LQFP Pin Assignments . . . . . . . . . . . . . . . . . . . . 14 Figure 3. 81 MAPBGA Pin Assignments . . . . . . . . . . . . . . . . . . 15 Figure 4. 64 LQFP and 64 QFN Pin Assignments . . . . . . . . . . . 16 Figure 5. GPIO Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Figure 6. RSTI and Configuration Override Timing . . . . . . . . . . 35 2 Figure Input/Output Timings ...

Page 3

... Package 1 The full debug/trace interface is available only on the 100-pin packages. A reduced debug interface is bonded on smaller packages. Figure 1 shows a top-level block diagram of the MCF52211. Package options for this family are described later in this document. Freescale Semiconductor Family Configurations Table 1. MCF52211 Family Configurations 52210 • ...

Page 4

... This document contains information on a new product under development. Freescale reserves the right to change or discontinue this product without notice. Specifications and information herein are subject to change without notice. 1.1.1 Feature Overview The MCF52211 family includes the following features: • Version 2 ColdFire variable-length RISC processor core 4 ...

Page 5

... Master and slave modes support multiple masters — Automatic interrupt generation with programmable level • Queued serial peripheral interface (QSPI) — Full-duplex, three-wire synchronous transfers — four chip selects available Freescale Semiconductor 2 C bus MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations 5 ...

Page 6

... Two periodic interrupt timers (PITs) — 16-bit counter — Selectable as free running or count down • Real-Time Clock (RTC) — Maintains system time-of-day clock — Provides stopwatch and alarm interrupt functions • Software watchdog timer 6 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 7

... Low-voltage detection (LVD) – JTAG — Status flag indication of source of last reset • Chip integration module (CIM) — System configuration during reset — Selects one of six clock modes — Configures output pad drive strength Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations 7 ...

Page 8

... JTAG The MCF52211 supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit boundary-scan register, and a 32-bit ID register). The boundary scan register 8 MCF52211 ColdFire Microcontroller, Rev ...

Page 9

... The OTG supplement to the USB specification extends USB to peer-to-peer application, enabling devices to connect directly to each other without the need for a PC. The dual-mode controller on the MCF52211 can act as a USB OTG host and as a USB device. It also supports full-speed and low-speed modes. ...

Page 10

... MCF52211 Family Configurations 1.1.8 UARTs The MCF52211 has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions. 2 1.1 Bus ...

Page 11

... Pulse-Width Modulation (PWM) Timers The MCF52211 has an 8-channel, 8-bit PWM timer. Each channel has a programmable period and duty cycle as well as a dedicated counter. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0% to 100%. The timer supports PCM mode, which results in superior signal quality when compared to that of a conventional PWM ...

Page 12

... RSTO pin. 1.1.23 GPIO Nearly all pins on the MCF52211 have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pins. 1.1.24 Part Numbers and Packaging This product is RoHS-compliant ...

Page 13

... MCF52212AE50 MCF52212 Microcontroller, 2 UARTs MCF52213CAE50 MCF52213 Microcontroller, 2 UARTs MCF52213AE50 MCF52213 Microcontroller, 2 UARTs Freescale Semiconductor Speed Description (MHz MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations Flash/SRAM Temp range Package (Kbytes) (° LQFP - LQFP 0 to +70 128 / 8 64 LQFP ...

Page 14

... SS 16 QSPI-DIN QSPI_DOUT 17 QSPI_CLK 18 QSPI_CS1 19 QSPI_CS0 20 RCON Figure 2. 100 LQFP Pin Assignments 100 LQFP MCF52211 ColdFire Microcontroller, Rev DDPLL 73 EXTAL 72 XTAL 71 V SSPLL 70 PST3 69 PST2 PST1 66 65 PST0 ...

Page 15

... IRQ3 ALLPST IRQ6 IRQ2 IRQ7 IRQ4 DTIN1 CLKMOD0 DTIN0 CLKMOD1 GPT1 GPT0 MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations TDO TMS TRST TDI V PLL DD IRQ1 TCLK V PLL SS V GPT3 V USB USB_DM GPT2 ...

Page 16

... Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin 64-Pin Packages MCF52211 ColdFire Microcontroller, Rev DDPLL 47 EXTAL 46 XTAL 45 V SSPLL 44 PSTCLK 43 V USB DD 42 USB_DM 41 ...

Page 17

Table 3. Pin Functions by Primary and Alternate Purpose Pin Primary Secondary Tertiary Group Function Function Function ADC AN7 — AN6 — AN5 — AN4 — AN3 — AN2 — AN1 — AN0 — 3 SYNCA — 3 SYNCB — ...

Page 18

Table 3. Pin Functions by Primary and Alternate Purpose (continued) Pin Primary Secondary Tertiary Group Function Function Function Interrupts IRQ7 — IRQ6 — IRQ5 — IRQ4 — IRQ3 — IRQ2 — IRQ1 SYNCA USB_ALT_CL JTAG/BDM JTAG_EN — TCLK/ CLKOUT PSTCLK ...

Page 19

Table 3. Pin Functions by Primary and Alternate Purpose (continued) Pin Primary Secondary Tertiary Group Function Function Function QSPI QSPI_DIN/ — URXD1 EZPD QSPI_DOUT/ — UTXD1 EZPQ QSPI_CLK/ SCL URTS1 EZPCK QSPI_CS3 SYNCA QSPI_CS2 — QSPI_CS1 — QSPI_CS0 SDA UCTS1 ...

Page 20

Table 3. Pin Functions by Primary and Alternate Purpose (continued) Pin Primary Secondary Group Function Function Function UART 1 UCTS1 SYNCA URTS1 SYNCB URXD1 — UTXD1 — UART 2 UCTS2 — URTS2 — URXD2 — UTXD2 — VSTBY VSTBY — ...

Page 21

...

Page 22

... PLL disabled, clock driven by external oscillator 1 PLL disabled, clock driven by on-chip oscillator PLL disabled, clock driven by crystal 0 PLL in normal mode, clock driven by external oscillator 1 PLL in normal mode, clock driven by on-chip oscillator PLL in normal mode, clock driven by crystal MCF52211 ColdFire Microcontroller, Rev. 1 Function Freescale Semiconductor I I ...

Page 23

... Function Open-drain clock signal for the for the I In master mode, this clock is driven by the slave mode, this clock becomes the clock input. Open-drain signal that serves as the data input/output for the I interface. MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations I/O I I/O O ...

Page 24

... Inputs to the analog-to-digital converter. V Reference voltage high and low inputs Isolate the ADC circuitry from power supply noise. DDA V SSA These signals can initiate an analog-to-digital conversion process. MCF52211 ColdFire Microcontroller, Rev. 1 Function Function Function Freescale Semiconductor I I ...

Page 25

... BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor. MCF52211 ColdFire Microcontroller, Rev. 1 MCF52211 Family Configurations I/O I/O I/O O ...

Page 26

... EZPCK Shift clock for EzPort transfers. EZPCS Chip select for signalling the start and end of serial transfers. EZPD EZPD is sampled on the rising edge of EZPCK. EZPQ EZPQ transitions on the falling edge of EZPCK. MCF52211 ColdFire Microcontroller, Rev. 1 Function I Freescale Semiconductor I ...

Page 27

... Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply. VDD These pins supply positive power to the core logic. VSS This pin is the negative supply (ground) to the chip. NOTE MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Function MCF52211 microcontroller unit, 27 ...

Page 28

... SS value specified. To determine the value of the required DD and V SS and could result in the external power supply going out of DD load shunts current greater than maximum injection current. DD MCF52211 ColdFire Microcontroller, Rev Value Unit –0.3 to +4.0 V –0.3 to +4.0 V +1.8 to 3.5 V –0.3 to +4.0 V – ...

Page 29

... Refer to the Power Management chapter in the MCF52211 Reference Manual for more information on low-power modes. 3 See the description of the Low-Power Control Register (LPCR) in the MCF52211 Reference Manual for more information on stop modes 0–3. 4 Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low power mode ...

Page 30

... Four layer board (2s2p) — — Natural convection — Single layer board (1s) Four layer board (2s2p) Single layer board (1s) Four layer board (2s2p) — — Natural convection — MCF52211 ColdFire Microcontroller, Rev. 1 Symbol Value Unit θ 1,2 ° θ ° 1 θ ...

Page 31

... D J Table 23 and Table 24 2.7 to 3.6 V) DDF Symbol Min f 0 sys(R) f 0.15 sys(P/E) 2. MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics parameter, the device power jt and T ( neglected) is I/O (at equilibrium) D Typ Max Unit 1 — 50–80 MHz — ...

Page 32

... V) DDF 1 before failure Symbol HBM MM R series C R series C — — — — — Table 26. DC Electrical Specifications Symbol MCF52211 ColdFire Microcontroller, Rev. 1 Symbol Value 2 P/E 10,000 Cycles Retention 10 Years 1, 2 Value Units 2000 V 200 V Ω 1500 100 pF Ω 0 200 pF — ...

Page 33

... Symbol falling) rising Max. IL Table 27. PLL Electrical Specifications and V = 2 DDPLL SS Symbol f ref_crystal f ref_ext f sys f LOR f SCM t cst V IHEXT MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics 1 Min Max V 2.15 2.3 LVD 60 120 LVDHYS I –1.0 1 – 0.5 — — 0 – 0.5 — ...

Page 34

... UL f LCK Max C SYS jitter f oco 2. and V and variation in crystal oscillator frequency increase the C SSPLL max. sys Table 28. USB Operation Specifications Table 29 and MCF52211 ColdFire Microcontroller, Rev SSPLL Min Max V 0.8 SS — 500 40 60 –1.5 1.5 –0.75 0.75 — 10 — .01 7.84 8.16 ...

Page 35

... CHPOI t PVCH Figure 5. GPIO Timing (V = 2 Symbol t t CHROV levels unless otherwise noted MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Min Max — 10 1.5 — 9 — 1.5 — CHPI Min Max 9 — RVCH t 1.5 — ...

Page 36

... C input timing parameters shown in Figure Characteristic = output timing parameters shown in Characteristic = 2 0 Table 32 are minimum values. MCF52211 ColdFire Microcontroller, Rev Min Max Units 2 × t — ns CYC 8 × t — ns CYC — — ns — ...

Page 37

... V REFL 3.0 V REFL 12 2 — 4 — — 0.1 V REFL — — — — — — — — — .99 — — MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Typical Max — V REFH — V DDA 3.3 3.6 — V REFH — 12 ±2.5 ±3 ±2.5 ±3 –1 < DNL < +1 < ...

Page 38

... V = 0.9V IN REFH 125W ESD Resistor 8pF noise damping capacitor REFH REFL (ADC Clock Rate) × (1.4×10 Figure 8. Equivalent Circuit for A/D Loading MCF52211 ColdFire Microcontroller, Rev. 1 Min Typical Max −75 — — — 70.3 — — 63.9 — 9.1 10.6 — ...

Page 39

... QSPI_DIN to QSPI_CLK (Input hold) The values in Table 35 correspond to QS1 QSPI_CS[3:0] QSPI_CLK QSPI_DOUT QS3 QSPI_DIN Freescale Semiconductor 1 Characteristic Characteristic Figure 9. QS2 Figure 9. QSPI Timing MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Min Max Unit 3 × t — ns CYC 1 × t — ns CYC Min Max Unit 1 510 ...

Page 40

... JTAG_EN is expected static signal. Hence not associated with any timing. TCLK (input) 40 Table 36. JTAG and Boundary Scan Timing Figure 10. Test Clock Input Timing MCF52211 ColdFire Microcontroller, Rev. 1 Symbol Min Max f DC 1/4 JCYC 4 × — JCYC CYC t 26 — ...

Page 41

... J7 Figure 11. Boundary Scan (JTAG) Timing J9 Input Data Valid J11 J12 J11 Figure 12. Test Access Port Timing 14 13 Figure 13. TRST Timing MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Output Data Valid Output Data Valid V IH J10 Output Data Valid Output Data Valid ...

Page 42

... DSCLK and DSI are synchronized internally measured from the synchronized DSCLK input relative to the rising edge of CLKOUT. Figure 14 shows real-time trace timing for the values in 42 Table 37. Debug AC Timing Specification Characteristic Table 37. CLKOUT D1 PST[3:0] DDATA[3:0] Figure 14. Real-Time Trace AC Timing MCF52211 ColdFire Microcontroller, Rev. 1 Figure 15. 66/80 MHz Units Min Max 4 — ns 1.5 — × t — ...

Page 43

... Figure 15 shows BDM serial port AC timing for the values in CLKOUT DSCLK D3 DSI DSO Freescale Semiconductor Table 37. D5 Current D4 Past Figure 15. BDM Serial Port AC Timing MCF52211 ColdFire Microcontroller, Rev. 1 Electrical Characteristics Next Current 43 ...

Page 44

... Mechanical Outline Drawings 3 Mechanical Outline Drawings This section describes the physical properties of the 3.1 64-pin LQFP Package 44 MCF52211 and its derivatives. MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 45

... Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 Mechanical Outline Drawings 45 ...

Page 46

... Mechanical Outline Drawings 46 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 47

... QFN Package Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 Mechanical Outline Drawings 47 ...

Page 48

... Mechanical Outline Drawings 48 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 49

... Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 Mechanical Outline Drawings 49 ...

Page 50

... Mechanical Outline Drawings 50 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 51

... MAPBGA Package Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 Mechanical Outline Drawings 51 ...

Page 52

... Mechanical Outline Drawings 52 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 53

... LQFP Package Freescale Semiconductor MCF52211 ColdFire Microcontroller, Rev. 1 Mechanical Outline Drawings 53 ...

Page 54

... Revision History 4 Revision History 54 MCF52211 ColdFire Microcontroller, Rev. 1 Freescale Semiconductor ...

Page 55

... Flash Program and Erase Characteristics” table sys(P/E) in the “SGFM Flash Program and Erase Characteristics” table sys(R) (was “-0.3 to 4.0”, is “+1.8 to 3.5”). STBY in the “PLL Electrical Specifications” table (was “66.67 or 80”, is sys MCF52211 ColdFire Microcontroller, Rev. 1 Revision History 55 ...

Page 56

... Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com MCF52211 Document Number: Rev. 1 09/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document ...