uda1361ts NXP Semiconductors, uda1361ts Datasheet

no-image

uda1361ts

Manufacturer Part Number
uda1361ts
Description
96 Khz Sampling 24-bit Stereo Audio Adc
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UDA1361TS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
uda1361ts/N1
Manufacturer:
NXP
Quantity:
1 902
Part Number:
uda1361ts/N1
0
Part Number:
uda1361ts/N1,112
Manufacturer:
MICROCHIP
Quantity:
85
Part Number:
uda1361tsN1
Manufacturer:
ON
Quantity:
6 148
Product specification
Supersedes data of 2001 Jan 17
DATA SHEET
UDA1361TS
96 kHz sampling 24-bit stereo audio
ADC
INTEGRATED CIRCUITS
2002 Nov 25

Related parts for uda1361ts

uda1361ts Summary of contents

Page 1

... DATA SHEET UDA1361TS 96 kHz sampling 24-bit stereo audio ADC Product specification Supersedes data of 2001 Jan 17 INTEGRATED CIRCUITS 2002 Nov 25 ...

Page 2

... UDA1361TS SSOP16 2002 Nov 25 GENERAL DESCRIPTION The UDA1361TS is a single chip stereo Analog-to-Digital Converter (ADC) employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording functions ...

Page 3

... Power-down mode at 0 dB(FS) equivalent at 1 dB(FS) signal output kHz dB; A-weighted kHz dB; A-weighted A-weighted kHz kHz s 3 Product specification UDA1361TS MIN. TYP. MAX. UNIT 2.4 3.0 3.6 V 2.4 3.0 3.6 V 10.5 mA 0.5 mA 3 +85 C 1.1 V 1.0 ...

Page 4

... UDA1361TS SYSCLK DDD 10 V SSD 14 MSSEL CLOCK 7 CONTROL PWON 6 SFOR MGT451 V INL ref INR UDA1361TS SFOR PWON SYSCLK MGT452 Fig.2 Pin configuration. V DDA V SSA MSSEL DATAO WS BCK V SSD V DDD ...

Page 5

... Philips Semiconductors 96 kHz sampling 24-bit stereo audio ADC FUNCTIONAL DESCRIPTION System clock The UDA1361TS accommodates master and slave modes. The system devices must provide the system clock regardless of master or slave mode. In the master mode a system clock frequency of 256f slave mode a system frequency of 256, 384, 512 or 768f is automatically detected (for a system clock of 768f sampling frequency must be limited to 55 kHz) ...

Page 6

... The PWON pin can control the power saving together with the optional gain switch for (RMS) input. The UDA1361TS supports 2 V (RMS) input using a series resistor For the definition of the pin settings for (RMS) mode assumed that this resistor is VALUE (dB) present as a default component ...

Page 7

... Power-down mode kHz s operating mode Power-down mode kHz s operating mode Power-down mode kHz s operating mode Power-down mode 7 Product specification UDA1361TS CONDITIONS MIN 3000 +3000 V 300 CONDITIONS VALUE 130 MIN. TYP. MAX. 2.4 3.0 3.6 2.4 3.0 3.6 10.5 0.5 10.5 0.5 3 ...

Page 8

... All power supply connections must be connected to the same external power supply unit. 2002 Nov 25 CONDITIONS MIN. 2.0 0.5 0.9V DD 0.4V DD 0.5 2.0 0 0.85V OH DDD 0.85V OH DDD with respect to V 0.45V SSA DDA 8 Product specification UDA1361TS TYP. MAX. UNIT 5 +0.4 V 5 ...

Page 9

... A-weighted kHz dB; A-weighted A-weighted kHz kHz kHz; V ripple ripple 9 Product specification UDA1361TS TYP. MAX. 1.1 1.0 <0.1 0 100 100 100 = 30 mV (p-p) 30 UNIT ...

Page 10

... slave mode = ------- - MSB-justified format master mode slave mode slave mode 10 Product specification UDA1361TS MIN. TYP. MAX. UNIT 35 88 780 520 390 260 ns 0.40T 0.60T ns sys sys 0.40T ...

Page 11

... DATAO handbook, full pagewidth BCKH BCK T cy(CLK)(bit) DATAO 2002 Nov BCKL Fig.4 Serial interface master mode timing. t h(WS su(WS) t BCKL t d(o)(D)(WS) Fig.5 Serial interface slave mode timing. 11 Product specification UDA1361TS t d(WS)(BCK) t d(o)(D)(BCK) t h(o)(D) t d(o)(D)(BCK) t h(o)(D) MGT454 MGT455 ...

Page 12

... C8 100 nF UDA1361TS ( R12 R13 100 ( R11 47 Fig.6 Application diagram. 12 Product specification UDA1361TS DDA C10 100 nF ( DDD R7 X3 X3 X1-1 X1-2 X1-3 X1-4 X1-5 X1-6 X1-7 X1-8 X1-9 X1- DDD L1 BLM32A07 VD L2 BLM32A07 ...

Page 13

... VERSION IEC SOT369-1 2002 Nov 2.5 scale (1) ( 0.32 0.25 5.30 4.5 6.6 0.65 0.20 0.13 5.10 4.3 6.2 REFERENCES JEDEC EIAJ MO-152 13 UDA1361TS detail 0.75 0.65 1.0 0.2 0.13 0.45 0.45 EUROPEAN PROJECTION Product specification SOT369 ( 0. ...

Page 14

... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 14 Product specification UDA1361TS ...

Page 15

... Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2002 Nov 25 (1) not suitable not suitable suitable not recommended not recommended 15 Product specification UDA1361TS SOLDERING METHOD (2) WAVE REFLOW suitable (3) suitable suitable (4)(5) suitable ...

Page 16

... Product specification UDA1361TS DEFINITION These products are not Philips Semiconductors ...

Page 17

... Philips Semiconductors 96 kHz sampling 24-bit stereo audio ADC 2002 Nov 25 NOTES 17 Product specification UDA1361TS ...

Page 18

... Philips Semiconductors 96 kHz sampling 24-bit stereo audio ADC 2002 Nov 25 NOTES 18 Product specification UDA1361TS ...

Page 19

... Philips Semiconductors 96 kHz sampling 24-bit stereo audio ADC 2002 Nov 25 NOTES 19 Product specification UDA1361TS ...

Page 20

Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2002 All rights are reserved. Reproduction in whole or in part is prohibited ...

Related keywords