tda9150b NXP Semiconductors, tda9150b Datasheet
tda9150b
Related parts for tda9150b
tda9150b Summary of contents
Page 1
... DATA SHEET TDA9150B Programmable deflection controller Preliminary specification File under Integrated Circuits, IC02 Philips Semiconductors INTEGRATED CIRCUITS July 1994 ...
Page 2
... TV receivers and monitors, and serves horizontal and vertical deflection functions for all TV standards. The TDA9150B uses a line-locked clock at 6.75, 13 MHz, depending on the line frequency and application, and requires only a few external components. The device ...
Page 3
... MHz clk note 1 FBL = logic 0 FBL = logic vertical amplitude = 100 120 A; note 120 Preliminary specification TDA9150B MIN. TYP. MAX. UNIT 7.2 8.0 8 220 mW 25 +70 C TTL TTL TTL CMOS 5 V CMOS 5 V CMOS ...
Page 4
... Philips Semiconductors Programmable deflection controller BLOCK DIAGRAM July 1994 Fig.1 Block diagram. 4 Preliminary specification TDA9150B ...
Page 5
... FUNCTIONAL DESCRIPTION Input signals (pins 12, 13, 14, 17 and 18) The TDA9150B requires three signals for minimum operation (apart from the supply). These signals are the line-locked clock (LLC) and the two I and SCL). Without the LLC the device will not operate because the internal synchronous logic uses the LLC as the system clock ...
Page 6
... FBL Preliminary specification TDA9150B DATA BYTE note note 2 note ...
Page 7
... DIP. A pulse is sampled with the system clock and the detected rising A edge detection. A edge detection sampled 42 clock pulses after the leading edge sampled 258 clock pulses after the leading edge Preliminary specification TDA9150B . ...
Page 8
... The permitted combinations of LLC and the prescaler are shown in Table 5. Table 5 Line duration with prescaler. LLC (MHz) 6.75 13.5 27 Note 1. Combination not allowed. July 1994 DESCRIPTION edge detection A FUNCTION = clk note Preliminary specification TDA9150B LLC = f clk OFF ( note 1 LLC ...
Page 9
... Philips Semiconductors Programmable deflection controller Fig.3 Timing relations between LLC, H July 1994 and line counter Preliminary specification TDA9150B ...
Page 10
... In this way the picture tube is protected against damage in the event of missing or malfunctioning vertical deflection (see Figs 11 and 12). 10 Preliminary specification TDA9150B can be varied from clock A 2 C-bus, clamp shift byte /f ...
Page 11
... The vertical off-centre shift (OFCS) shifts the vertical deflection current zero crossing with respect to the EW parabola bottom. The control range is 1.5 to +1. subaddress 03. 11 Preliminary specification TDA9150B ( 42/432). A line ( 258/432). A line (258 42)/432) which is exactly half a line, thus ...
Page 12
... The input for EHT compensation can be derived from an EHT bleeder or from the picture tubes aquadag (subaddress 0B, bit BLDS). EHT compensation can be set via subaddress steps allowing a scan modulation range from 10 to +9.7%. 2 C-bus controlled with 12 Preliminary specification TDA9150B must (see Fig.14). CONV 16 scan ...
Page 13
... Philips Semiconductors Programmable deflection controller INTERNAL CIRCUITRY July 1994 13 Preliminary specification TDA9150B pagewidth full handbook, ...
Page 14
... Philips Semiconductors Programmable deflection controller APPLICATION INFORMATION July 1994 14 Preliminary specification TDA9150B pagewidth full handbook, ...
Page 15
... Philips Semiconductors Programmable deflection controller TIMING DIAGRAMS July 1994 Fig.6 Timing requirements for LLC Fig.7 Horizontal phase and HOUT control range. 15 Preliminary specification TDA9150B and ...
Page 16
... Philips Semiconductors Programmable deflection controller July 1994 Fig.8 OFCS duty factor. Fig.9 DSC clamping pulse. 16 Preliminary specification TDA9150B ...
Page 17
... Philips Semiconductors Programmable deflection controller July 1994 Fig.10 DSC line blanking. Fig.11 DCS vertical blanking with unblanking. 17 Preliminary specification TDA9150B ...
Page 18
... Programmable deflection controller Vertical blanking LOW period: during scan, during unblanking. Vertical blanking HIGH period (2.5 V): during STSC. Vertical blanking continuously HIGH: POR = logic 1, LFSS = logic 0, no guard detected. July 1994 Fig.12 DSC with guard interval; start scan = 24. 18 Preliminary specification TDA9150B ...
Page 19
... Philips Semiconductors Programmable deflection controller I = start V for DINT = logic start V for DINT = logic 0. A July 1994 Fig.13 De-interlace timing. Fig.14 Explanation CONV-EW 19 Preliminary specification TDA9150B ratio. CONV ...
Page 20
... ESD Note 1. Equivalent to discharging a 100 pF capacitor via a 1.5 k series resistor. THERMAL CHARACTERISTICS SYMBOL R thermal resistance from junction to ambient in free air th j-a July 1994 PARAMETER PARAMETER 20 Preliminary specification TDA9150B MIN. MAX. UNIT 0.5 8 +50 mA 500 mW 65 +150 ...
Page 21
... 2 5 LLCS = logic 1.4 V; note 2 LLCS = logic 1.4 V; note WHERE INTERNAL CLOCK clk 12.4 H locked 856 H unlocked H locked 428 H unlocked 21 Preliminary specification TDA9150B MIN. TYP. MAX. 8.0 8.8 27 220 6.25 7.0 5.75 5.5 1 0.4 5.5 1 0.8 + LLC LLC 50 ...
Page 22
... FBL = logic 0 3.7 FBL = logic 1 1 where N = horizontal phase data output off 10 normal operation 51 22 Preliminary specification TDA9150B TYP. MAX. UNIT 15.5 MHz 432 432 433 432 432 433 8 150 A 100 A 0 +10 A ...
Page 23
... 1 4.0 2.0 0 guard not detected 1.0 guard detected 0 Preliminary specification TDA9150B MIN. TYP. MAX 3000 160 (432 K) t clk 1000 0.5 750 0.5 0.5 (8N + 1)/K 425 4.5 5.0 2.5 3.0 0.5 1.0 +0.35 2 ...
Page 24
... K = 432 15625 31250 15625 31250 Hz H GBS = logic 0 GBS = logic Preliminary specification TDA9150B TYP. MAX. UNIT ( 432t clk 432t clk 64 lines LLC LLC ( ...
Page 25
... note 10 1 120 note 11 note 9 100 15 25 Preliminary specification TDA9150B TYP. MAX. UNIT 475 510 325 375 3 %/V 2 ...
Page 26
... BLDS = logic 1 BLDS = logic 0 BLDS = logic 1 20 BLDS = logic 100 I = 120 A 3.7 8 100 0 3 falling edge 0.5 0 Preliminary specification TDA9150B TYP. MAX. UNIT 19 % 430 A 345 200 A 160 ...
Page 27
... V a special test mode is entered in which the prescaler and the clock CC ON (mA) note Preliminary specification TDA9150B is the internal clock frequency, clk 5.7 s the minimum storage time 2.85 s the minimum storage time with n the line number after the step ...
Page 28
... July 1994 Fig.15 Control range amplitude. Fig.16 Control range S-correction. 28 Preliminary specification TDA9150B ...
Page 29
... Fig.18 Control range EW corner/EW parabola ratio. July 1994 Fig.17 Control range EW parabola/width ratio. 29 Preliminary specification TDA9150B ...
Page 30
... Fig.20 The BULT makes the EW waveform continuous. July 1994 Fig.19 Control range EW width. 30 Preliminary specification TDA9150B ...
Page 31
... Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 C, it must not be in contact for more than between 300 and 400 C, for not more than Preliminary specification TDA9150B 8.25 7.80 3.2 4.2 max max 0 ...
Page 32
... I Philips. This specification can be ordered using the code 9398 393 40011. July 1994 2 C components conveys a license under the Philips’ system provided the system conforms to the I 32 Preliminary specification TDA9150B 2 C patent to use the 2 C specification defined by ...
Page 33
... Philips Semiconductors Programmable deflection controller July 1994 NOTES 33 Preliminary specification TDA9150B ...
Page 34
... Philips Semiconductors Programmable deflection controller July 1994 NOTES 34 Preliminary specification TDA9150B ...
Page 35
... Philips Semiconductors Programmable deflection controller July 1994 NOTES 35 Preliminary specification TDA9150B ...
Page 36
Philips Semiconductors – a worldwide company Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, ...