saf7118 NXP Semiconductors, saf7118 Datasheet - Page 114

no-image

saf7118

Manufacturer Part Number
saf7118
Description
Multistandard Video Decoder With Adaptive Comb Filter And Component Video Input
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
saf7118E
Manufacturer:
NXP
Quantity:
5 510
Part Number:
saf7118E
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
saf7118EH
Manufacturer:
PHILIPS
Quantity:
252
Part Number:
saf7118EH/V1
Manufacturer:
INFINEON
Quantity:
101
Part Number:
saf7118EH/V1/G,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saf7118EH/V1/G,557
Manufacturer:
FREESCALE
Quantity:
101
Part Number:
saf7118EH/V1/G,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saf7118H/V1,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
Table 55:
Table 56:
The polarity of any signal on RTS0 can be inverted via RTP0[11h[3]].
[1]
SAF7118_3
Product data sheet
Bit
D[2:0]
RTS0 output
3-state
Constant LOW
CREF (13.5 MHz toggling pulse; see
CREF2 (6.75 MHz toggling pulse; see
HL; horizontal lock indicator
VL; vertical and horizontal lock:
DL; vertical and horizontal lock and color detected:
Reserved
HREF, horizontal reference signal; indicates 720 pixels valid data
on the expansion port. The positive slope marks the beginning of a
new active line. HREF is also generated during the vertical
blanking interval (see
HS:
HQ; HREF gated with VGATE
Reserved
V123; vertical sync (see vertical timing diagrams
Figure 30
VGATE; programmable via VSTA[8:0] 17h[0] 15h[7:0], VSTO[8:0]
17h[1] 16h[7:0] and VGPS[17h[2]]
LSBs of the 9-bit ADCs
FID; position programmable via VSTA[8:0] 17h[0] 15h[7:0]; see
vertical timing diagrams
HL = 0: unlocked
HL = 1: locked
VL = 0: unlocked
VL = 1: locked
DL = 0: unlocked
DL = 1: locked
Programmable width in LLC8 steps via HSB[7:0] 06h[7:0] and
HSS[7:0] 07h[7:0]
Fine position adjustment in LLC2 steps via HDEL[1:0] 11h[5:4]
(see
Function of HL is selectable via HLSEL[13h[3]]:
HLSEL = 0: HL is standard horizontal lock indicator.
HLSEL = 1: HL is fast horizontal lock indicator (use is not recommended for sources with unstable timebase e.g. VCRs).
Figure
and
Mode/delay control; 11h[7:0]
RT signal control: RTS0 output; 12h[3:0]
10.2.19 Subaddress 12h
Description
luminance delay
compensation (steps in
2/LLC)
32)
Figure
31)
Figure
Figure 30
[1]
32).
:
and
Figure
Figure
Figure 31
…continued
Symbol
YDEL[2:0]
32)
32)
Rev. 03 — 16 February 2006
Multistandard video decoder with adaptive comb filter
Value
100
000
011
RTSE03
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Function
...0...
...3
4...
RTSE02
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
RTSE01
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
SAF7118
RTSE00
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
114 of 170

Related parts for saf7118