saa7114 NXP Semiconductors, saa7114 Datasheet - Page 107

no-image

saa7114

Manufacturer Part Number
saa7114
Description
Pal/ntsc/secam Video Decoder With Adaptive Pal/ntsc Combfilter, Vbi-data Slicer And High Performance Scaler
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
saa7114E/V2
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
saa7114E/V2,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saa7114H
Manufacturer:
PHILIPS
Quantity:
22
Part Number:
saa7114H
Manufacturer:
PHILIPS
Quantity:
9
Part Number:
saa7114H
Manufacturer:
NXP
Quantity:
32
Part Number:
saa7114H
Manufacturer:
PHI
Quantity:
1 000
Part Number:
saa7114H
Manufacturer:
PHILIPS
Quantity:
20 000
Company:
Part Number:
saa7114H
Quantity:
17
Company:
Part Number:
saa7114H
Quantity:
900
Company:
Part Number:
saa7114H
Quantity:
190
Part Number:
saa7114H/V2
Manufacturer:
NXP
Quantity:
12 000
Part Number:
saa7114H/V2
Manufacturer:
TRIDENT NXP
Quantity:
1 000
Part Number:
saa7114H/V2
Manufacturer:
TRIDENT
Quantity:
20 000
Company:
Part Number:
saa7114H/V2
Quantity:
86
Part Number:
saa7114H/V2,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Part Number:
saa7114H/V2,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
SAA7114_3
Product data sheet
Table 91:
[1]
Table 92:
[1]
[2]
Table 93:
I port FIFO flag control and arbitration
FAE FIFO flag almost empty level
FAF FIFO flag almost full level
Output clock and gated clock phase control
ICLK default output phase
ICLK phase shifted by
recommended for ICKS1 = 1 and ICKS0 = 0
(subaddress 80h)
ICLK phase shifted by approximately 3 ns
ICLK phase shifted by
approximately 3 ns
IDQ = gated clock default output phase
IDQ = gated clock phase shifted by
recommended for gated clock output
IDQ = gated clock phase shifted by approximately
3 ns
IDQ = gated clock phase shifted by
approximately 3 ns
I port I/O enable
I port output is disabled by software
I port output is enabled by software
I port output is enabled by pin ITRI at logic 0
I port output is enabled by pin ITRI at logic 1
< 16 Dwords
< 8 Dwords
< 4 Dwords
0 Dwords
32 Dwords
X = don’t care.
X = don’t care.
IPCK3 and IPCK2 only affects the gated clock (subaddress 80h, bit ICKS2 = 1).
16 Dwords
24 Dwords
28 Dwords
I port FIFO flag control and arbitration; global set 86h[3:0]
I port I/O enable, output clock and gated clock phase control; global set
87h[7:4]
I port I/O enable, output clock and gated clock phase control; global set 87h[1:0]
[1]
alternatively to setting ‘01’
alternatively to setting ‘01’
1
1
Rev. 03 — 17 January 2006
2
2
clock cycle
clock cycle +
1
1
2
2
clock cycle
clock cycle +
Control bits D3 to D0
FFL1
X
X
X
X
0
0
1
1
Control bits D7 to D4
IPCK3
X
X
X
X
0
0
1
1
PAL/NTSC/SECAM video decoder
Control bits D1 and D0
IPE1
0
0
1
1
[2]
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
FFL0
X
X
X
X
0
1
0
1
IPCK2
X
X
X
X
0
1
0
1
[2]
[1]
SAA7114
FEL1
0
0
1
1
X
X
X
X
IPCK1
0
0
1
1
X
X
X
X
IPE0
0
1
0
1
FEL0
0
1
0
1
X
X
X
X
IPCK0
0
1
0
1
X
X
X
X
107 of 144

Related parts for saa7114