mc68hc908as60 Freescale Semiconductor, Inc, mc68hc908as60 Datasheet - Page 230

no-image

mc68hc908as60

Manufacturer Part Number
mc68hc908as60
Description
Mc68hc908as60 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AS60
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC908AS60
Manufacturer:
MHS
Quantity:
5 510
Company:
Part Number:
mc68hc908as60ACFU
Quantity:
420
Part Number:
mc68hc908as60ACFV
Manufacturer:
MOTOROLA
Quantity:
1 000
Part Number:
mc68hc908as60AVFU
Manufacturer:
MOTOROLA
Quantity:
547
Part Number:
mc68hc908as60CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc908as60CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908as60VFN
Manufacturer:
MOT
Quantity:
20 000
Serial Communications Interface (SCI)
17.5.2.3 Break Characters
17.5.2.4 Idle Characters
Technical Data
If the SCI transmit interrupt enable bit, SCTIE, in SCC2 is also set, the
SCTE bit generates a transmitter CPU interrupt request.
When the transmit shift register is not transmitting a character, the TxD
pin goes to the idle condition, logic 1. If at any time software clears the
ENSCI bit in SCI control register 1 (SCC1), the transmitter and receiver
relinquish control of the port E pins.
Writing a logic 1 to the send break bit, SBK, in SCC2 loads the transmit
shift register with a break character. A break character contains all logic
0s and has no start, stop, or parity bit. Break character length depends
on the M bit in SCC1. As long as SBK is at logic 1, transmitter logic
continuously loads break characters into the transmit shift register. After
software clears the SBK bit, the shift register finishes transmitting the
last break character and then transmits at least one logic 1. The
automatic logic 1 at the end of a break character guarantees the
recognition of the start bit of the next character.
The SCI recognizes a break character when a start bit is followed by
eight or nine logic 0 data bits and a logic 0 where the stop bit should be.
Receiving a break character has these effects on SCI registers:
An idle character contains all logic 1s and has no start, stop, or parity bit.
Idle character length depends on the M bit in SCC1. The preamble is a
synchronizing idle character that begins every transmission.
Freescale Semiconductor, Inc.
For More Information On This Product,
Sets the framing error bit (FE) in SCS1
Sets the SCI receiver full bit (SCRF) in SCS1
Clears the SCI data register (SCDR)
Clears the R8 bit in SCC3
Sets the break flag bit (BKF) in SCS2
May set the overrun (OR), noise flag (NF), parity error (PE), or
reception-in-progress flag (RPF) bits
Serial Communications Interface (SCI)
Go to: www.freescale.com
MC68HC908AS60 — Rev. 1.0

Related parts for mc68hc908as60