mc68hc05bs8 Freescale Semiconductor, Inc, mc68hc05bs8 Datasheet - Page 84

• Manufacturer Part Number: mc68hc05bs8
• Description: Mc68hc05 Family Of Low-cost Single-chip Microcontrollers.
• Manufacturer: Freescale Semiconductor, Inc

9
HDET - Horizontal Sync Signal Detect
This bit is set when an active horizontal sync signal is detected on the HSYNC pin. If cleared, it
indicates there is no active signal, and the HTTL will output the internally generated Hsync signal.
An active horizontal sync signal is defined as:
HDET=(HSYNC pulse width < 16t
SOUT - Sync Output Select
When cleared, the outputs to VTTL and HTTL are the internally generated signals. When set, the
outputs are the processed input signals. This bit can only be set if both VDET and HDET are logic
1’s, and will be cleared automatically if VDET or HDET is not logic “1”. Reset clears this bit.
INSRT - Hsync Insertion
For separate sync inputs, when this Hsync Insertion bit is cleared, sync pulses will continue to be
the Hsync signal during the vertical sync pulse. For composite sync input, when this bit is cleared,
emulated sync pulses will be inserted into the HTTL during the vertical sync pulse. In both cases,
when this bit is set, there will be no inserted pulses, and HTTL will always follow the HSYNC input.
Reset clears this bit.
SIN1:SIN0 - Sync Input Source
These two bits selects the source of the input sync signals. Reset clears these bits.
9-8
1 (set)
0 (clear) –
1 (set)
0 (clear) –
1 (set)
0 (clear) –
–
–
–
SIN1
0
0
1
An active horizontal sync is detected at HSYNC input.
No horizontal sync signal at HSYNC input; use internal generated
Hsync for HTTL.
Use processed VSYNC and HSYNC inputs for VTTL and HTTL.
Use internally generated sync signals for VTTL and HTTL.
No inserted pulses. HTTL will always follow the HSYNC input.
For composite sync inputs, emulated sync pulses will be inserted into
the HTTL signal during the vertical sync pulse.
SIN0
X
0
1
CYC
SYNC SIGNAL PROCESSOR
) · (HSYNC period < 128t
Separated sync signal through VSYNC and HSYNC inputs.
Composite sync signal through HSYNC input.
Composite sync signal through CSYNC input.
Sync input source
CYC
) · [(H line per frame < 4096) + (VDET=0)]
MC68HC05BS8
TPG