mc68hc705p6a Freescale Semiconductor, Inc, mc68hc705p6a Datasheet - Page 48

no-image

mc68hc705p6a

Manufacturer Part Number
mc68hc705p6a
Description
M68hc05 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc705p6aCDW
Manufacturer:
LT
Quantity:
1 200
Part Number:
mc68hc705p6aCDW
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc705p6aCDW
Manufacturer:
FREESCALE(MOT)
Quantity:
12
Part Number:
mc68hc705p6aCDW
Manufacturer:
FREESCALE(MOT)
Quantity:
10 967
Part Number:
mc68hc705p6aCDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc705p6aCDWE
Manufacturer:
FREESCALE
Quantity:
1 143
Part Number:
mc68hc705p6aCP
Manufacturer:
FREESCAL
Quantity:
26
Part Number:
mc68hc705p6aCPE
Manufacturer:
MOLEX
Quantity:
1 560
Capture/Compare Timer
8.3.2 Timer Status Register
The timer status register (TSR), shown in
ICF — Input Capture Flag
OCF — Output Compare Flag
TOF — Timer Overflow Flag
48
The ICF bit is set automatically when an edge of the selected polarity occurs on the TCAP pin. Clear
the ICF bit by reading the timer status register with ICF set and then reading the low byte ($0015) of
the input capture registers. Resets have no effect on ICF.
The OCF bit is set automatically when the value of the timer registers matches the contents of the
output compare registers. Clear the OCF bit by reading the timer status register with OCF set and then
reading the low byte ($0017) of the output compare registers. Resets have no effect on OCF.
The TOF bit is set automatically when the 16-bit counter rolls over from $FFFF to $0000. Clear the
TOF bit by reading the timer status register with TOF set, and then reading the low byte ($0019) of the
timer registers. Resets have no effect on TOF.
An active signal on the TCAP pin, transferring the contents of the timer registers to the input
capture registers
A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to
the TCMP pin
A timer roll over from $FFFF to $0000
Address:
Reset:
Read:
Write:
$0013
Bit 7
ICF
U
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
Figure 8-3. Timer Status Register (TSR)
= Unimplemented
OCF
U
6
TOF
Figure
U
5
8-3, contains flags to signal the following conditions:
U = Undetermined
4
0
0
3
0
0
2
0
0
1
0
0
Freescale Semiconductor
Bit 0
0
0

Related parts for mc68hc705p6a