74vcxh162244 Fairchild Semiconductor, 74vcxh162244 Datasheet
74vcxh162244
Related parts for 74vcxh162244
74vcxh162244 Summary of contents
Page 1
... The 74VCXH162244 is also designed with 26 resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock driv- ers, and bus transceivers/transmitters. The 74VCXH162244 is designed for low voltage (1.4V to 3.6V) V applications with output capability up to 3.6V. CC The 74VCXH162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation ...
Page 2
... Connection Diagram Functional Description The 74VCXH162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation.The 3-STATE outputs are controlled by an Output Enable (OE are in the 2-state mode ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( – Output Voltage ( Outputs 3-STATE Outputs Active (Note 3) 0. ...
Page 4
DC Electrical Characteristics Symbol Parameter V LOW Level Output Voltage OL I Input Leakage Current Control Pins I Data Pins I Bushold Input Minimum I(HOLD) Drive Hold Current I Bushold Input Over-Drive I(OD) Current to Change State I 3-STATE Output ...
Page 5
AC Electrical Characteristics Symbol Parameter t Propagation Delay PHL t PLH t Output Enable Time PZL t PZH t Output Disable Time PLZ t PHZ t Output-to-Output Skew OSHL t (Note 9) OSLH Note 8: For add ...
Page 6
AC Loading and Waveforms (V TEST PLH PZL PZH FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic FIGURE ...
Page 7
AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 6. Waveform for Inverting and Non-Inverting Functions FIGURE 7. 3-STATE Output High Enable and Disable Times for Low ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...