74vcxh162374 Fairchild Semiconductor, 74vcxh162374 Datasheet

no-image

74vcxh162374

Manufacturer Part Number
74vcxh162374
Description
Voltage 16-bit D-type Flip-flop With Bushold Series Resistors Outputs
Manufacturer
Fairchild Semiconductor
Datasheet
© 2000 Fairchild Semiconductor Corporation
74VCXH162374MTD
74VCXH162374MTX
(Note 1)
74VCXH162374
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
and 26 Series Resistors in Outputs
General Description
The VCXH162374 contains sixteen non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and output enable (OE) are common to
each byte and can be shorted together for full 16-bit opera-
tion.
The VCXH162374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH162374 is also designed with 26
resistors in the outputs. This design reduces line noise in
applications such as memory address drivers, clock drivers
and bus transceivers/transmitters.
The 74VCXH162374 is designed for low voltage (1.65V to
3.6V) V
The 74VCXH162374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Ordering Code:
Note 1: Use this Order Number to receive devices in Tape and Reel.
Logic Symbol
Order Number
CC
applications with output compatibility up to 3.6V.
Package
Number
MTD48
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TUBES]
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
DS500226
series
Features
Pin Descriptions
1.65V–3.6V V
3.6V tolerant control inputs and outputs
Bushold data inputs eliminates the need for external
pull-up/pull-down resistors
26 series resistors in outputs
t
Static Drive (I
Uses patented noise/EMI reduction circuitry
Latch-up performance exceeds 300 mA
ESD performance:
OE
CP
I
O
PD
Pin Names
0
–I
0
3.4 ns max for 3.0V to 3.6V V
4.8 ns max for 2.3V to 2.7V V
9.6 ns max for 1.65V to 1.95V V
Human body model
Machine model
–O
n
12 mA @ 3.0V V
8 mA @ 2.3V V
3 mA @ 1.65V V
n
(CLK to O
15
Package Descriptions
15
OH
n
CC
)
/I
supply operation
Output Enable Input (Active LOW)
Clock Pulse Input
Bushold Inputs
Outputs
OL
)
200V
CC
CC
CC
2000V
January 2000
Revised March 2000
Description
CC
CC
CC
www.fairchildsemi.com

Related parts for 74vcxh162374

74vcxh162374 Summary of contents

Page 1

... The 74VCXH162374 is also designed with 26 resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters. The 74VCXH162374 is designed for low voltage (1.65V to 3.6V) V applications with output compatibility up to 3.6V. CC The 74VCXH162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation ...

Page 2

... Connection Diagram Functional Description The 74VCXH162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte func- tioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Voltage ( – Output Voltage ( Outputs 3-STATED Outputs Active (Note 3) 0.5V to ...

Page 4

DC Electrical Characteristics (2.3V Symbol Parameter V HIGH Level Input Voltage IH V LOW Level Input Voltage IL V HIGH Level Output Voltage OH V LOW Level Output Voltage OL I Input Leakage Current Control Pins I Data Pins I ...

Page 5

AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX Prop Delay PHL PLH Output Enable Time PZL PZH Output Disable Time PLZ PHZ t Setup Time ...

Page 6

AC Loading and Waveforms TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...

Related keywords