74vcxr162601 Fairchild Semiconductor, 74vcxr162601 Datasheet
74vcxr162601
Related parts for 74vcxr162601
74vcxr162601 Summary of contents
Page 1
... CLKAB. Output-enable OEAB is active-LOW. When OEAB is HIGH, the outputs are in the high-impedance state. Data flow for similar to that but uses OEBA, LEBA, CLKBA and CLKENBA. The 74VCXR162601 is designed for low voltage (1.4V to 3.6V) V applications with I/O compatibility up to 3.6V. CC The VCXR162601 is also designed with 26 tors on both the A and B Port outputs ...
Page 2
Connection Diagram Logic Diagram www.fairchildsemi.com Pin Descriptions Pin Names Description OEAB, OEBA Output Enable Inputs (Active LOW) LEAB, LEBA Latch Enable Inputs CLKAB, CLKBA Clock Inputs CLKENAB, CLKENBA Clock Enable Inputs A –A Side A Inputs or 3-STATE Outputs 1 ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATED Outputs Active (Note 6) 0 Input Diode Current ( Output ...
Page 4
DC Electrical Characteristics Symbol Parameter V LOW Level Output Voltage OL I Input Leakage Current I I 3-STATE Output Leakage OZ I Power-OFF Leakage Current OFF I Quiescent Supply Current CC I Increase in I per Input CC CC Note ...
Page 5
AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency C MAX C t Propagation Delay C PHL PLH C t Propagation Delay C PHL t Clock PLH C ...
Page 6
Dynamic Switching Characteristics Symbol Parameter V Quiet Output Dynamic OLP Peak Quiet Output Dynamic OLV Valley Quiet Output Dynamic OHV Valley V OH Capacitance Symbol Parameter C Input Capacitance IN C Output Capacitance I/O ...
Page 7
AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-inverting Functions FIGURE 4. 3-STATE Output High Enable and Disable Times for Low ...
Page 8
AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 8. Waveform for Inverting and Non-inverting Functions FIGURE 9. 3-STATE Output High Enable and Disable Times for Low ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...