pdi1394l40 NXP Semiconductors, pdi1394l40 Datasheet - Page 68

no-image

pdi1394l40

Manufacturer Part Number
pdi1394l40
Description
1394 Enhanced Av Link Layer Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pdi1394l40BE
Manufacturer:
Philips
Quantity:
8 302
Part Number:
pdi1394l40BE
Manufacturer:
PH
Quantity:
58
Part Number:
pdi1394l40BE
Manufacturer:
PHI
Quantity:
26
Part Number:
pdi1394l40BE
Manufacturer:
NXP
Quantity:
297
Part Number:
pdi1394l40BE
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
pdi1394l40BE,551
Manufacturer:
Philips
Quantity:
8 302
Part Number:
pdi1394l40BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
pdi1394l40BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
pdi1394l40BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
13.5 Indirect Address Registers
The following registers are defined in the indirect address space. Access to these registers must be made through the Indirect Address
(INDADDR) and Indirect Data (INDDATA) registers.
13.5.1 Registers for FIFO Size Programming
Each FIFO can be programmed to a certain size with a granularity of 64 quadlets. The size is determined by the values of the base_fifo and
end_fifo fields of the FIFO Size registers. The following formula applies:
The FIFO’s have been implemented on a single memory. The base_fifo and end_fifo fields are sued to determine the physical start and end
address of each FIFO inside the memory.
The start address of a FIFO is {fifo_addr[11:6] = base_fifo, fifo_addr[5:0] = 000000}.
The end address of a FIFO is {fifo_addr[11:6] = end_fifo, fifo_addr[5:0] = 111111}.
Note: The end_fifo must be larger than base_fifo and the hardware does not check for invalid values.
13.5.1.1 Asynchronous Receive Response FIFO Size (RRSPSIZE) – Indirect Address: 0x100
Reset Value 0x00000003
Bit 31..14
Bit 13..8
Bit 7, 6
Bit 5..0
2000 Dec 15
1394 enhanced AV link layer controller
fifo_size = (end_fifo – base_fifo + 1)
R/W
R/W
R/W
R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Fields in FIFO Size registers
Unused bits read ‘0’
base_fifo: Base address of the FIFO
Unused bits read ‘0’
end_fifo: End address of the FIFO
RRSPSIZE: base_fifo
RRSPSIZE: end_fifo
RREQSIZE: base_fifo
RREQSIZE: end_fifo
TRSPSIZE: base_fifo
TRSPSIZE: end_fifo
TREQSIZE: base_fifo
TREQSIZE: end_fifo
IRXSIZE: base_fifo
IRXSIZE: end_fifo
ITXSIZE: base_fifo
ITXSIZE: end_fifo
Figure 34. Reset situation of size programmable FIFOs
64 quadlets
65
0
0
base_fifo
0
0
9
0
100000 & 000000
001111 & 111111
8
0
fifo_bank
000000
000011
000100
001000
001011
001100
010000
7
000111
101111
RREQ
011111
RRSP
TRSP
TRSP
IRX
ITX
6
SV01765
5
0
4
0
end_fifo
3
0
2
0
SV01766
PDI1394L40
1
1
Preliminary specification
0
1

Related parts for pdi1394l40