saa1575hl NXP Semiconductors, saa1575hl Datasheet
saa1575hl
Available stocks
Related parts for saa1575hl
saa1575hl Summary of contents
Page 1
... DATA SHEET SAA1575HL Global Positioning System (GPS) baseband processor Product specification Supersedes data of 1999 May 17 File under Integrated Circuits, IC18 INTEGRATED CIRCUITS 1999 Jun 04 ...
Page 2
... DC CHARACTERISTICS 11 AC CHARACTERISTICS 12 DEFAULT APPLICATION AND DEMONSTRATION BOARD 13 PACKAGE OUTLINE 14 SOLDERING 14.1 Introduction to soldering surface mount packages 14.2 Reflow soldering 14.3 Wave soldering 14.4 Manual soldering 14.5 Suitability of surface mount IC packages for wave and reflow soldering methods 15 DEFINITIONS 16 LIFE SUPPORT APPLICATIONS 2 Product specification SAA1575HL ...
Page 3
... However, for compatibility with current automotive applications, the periphery is supplied from separate pins and can be operated between 3 and required. The function of the SAA1575HL is to read the 1 or 2-bit sampled IF bitstream from a front-end IC and, under control of firmware on an external ROM, calculate the full GPS solution ...
Page 4
... GPS information that can be output to the host processor through one of the two serial ports. Much of hardware configuration of the SAA1575HL can be controlled by the firmware and so details such as the external bus timing may change between firmware revisions. For the purpose of this document, the standard Philips firmware has been assumed (release HD00) ...
Page 5
... CHANNEL 3 CHANNEL 5 SAA1575HL CHANNEL 7 16, 25, 13, 17, 26, 31, 12, 30, 37, 51, 38, 50, 60, 65 61, 86 71, 79 CC(core) V CC( Fig.1 Block diagram. 5 Product specification SAA1575HL 83 TXD0 UART 0 84 RXD0 81 TXD1 UART 1 82 RXD1 TIMER 0, 1 TIMER 2 WATCHDOG TIMER A19 PMCS 73 DMCS ...
Page 6
... A13 22 O External memory address bus bit 13: 19-bit address bus; used to address external RAM and program memory A12 23 O External memory address bus bit 12: 19-bit address bus; used to address external RAM and program memory 1999 Jun 04 DESCRIPTION 6 Product specification SAA1575HL ...
Page 7
... Write LSB: write strobe for external data memory; asserted for both LSB and word write operations; input mode only used for test purposes RD 47 I/O External data read: read strobe for external data memory; input mode only used for test purposes 1999 Jun 04 DESCRIPTION 7 Product specification SAA1575HL ...
Page 8
... External memory data bus bit 1: 16-bit data bus; used to connect to external RAM and program memory D0 70 I/O External memory data bus bit 0: 16-bit data bus; used to connect to external RAM and program memory V 71 Ground reference SS 1999 Jun 04 DESCRIPTION 8 Product specification SAA1575HL ...
Page 9
... RFIC set-up data: clock output for the serial data output used to set up the UAA1570HL front-end IC. The state of the RFDAT and RFLE lines is latched into the front-end IC on the rising edge. 1999 Jun 04 DESCRIPTION supplies to ensure that the external RAM is not enabled during power-down. 9 Product specification SAA1575HL and CC(R) ...
Page 10
... Reference clock: input from the TXCO reference. Not used internally. This is divided under firmware control to produce the sample clock, SCLK, used to gate the IF inputs. TEST1 99 I Test pin: connect to pin 100 TEST2 100 O Test pin: connect to pin 99 1999 Jun 04 DESCRIPTION 10 Product specification SAA1575HL ...
Page 11
... XTAL1 14 XTAL2 15 V CC( A17 18 A16 19 A15 20 A14 21 A13 22 A12 23 A11 24 V CC(P) 25 1999 Jun 04 SAA1575HL Fig.2 Pin configuration. 11 Product specification SAA1575HL 75 XTAL4 74 PWRFAIL 73 DMCS V CC( CC(core CC(P) 61 ...
Page 12
... FUNCTIONAL DESCRIPTION 7.1 Overview The function of the SAA1575HL is to accept any IF data (1 or 2-bit) from a front-end RF IC (such as the UAA1570HL) and provide a serial NMEA compatible GPS position and time output. The IF input is sampled synchronously with the front-end reference clock, SCLK. ...
Page 13
... Philips firmware. With other revisions of firmware the timings could differ by integer numbers of XTAL1 clock cycles. In the SAA1575HL, all of the data read and write cycles are preceded by an internal Arithmetic and Logic Elements (ALEs) cycle (as in any standard 80C51 system). The multiplexed address/data bus and the ALE signal are not available externally ...
Page 14
... The internal ALE signal is used to latch the address prior to the cycle on which the data is set-up. An example of the resulting timing is illustrated in Fig.5. The SAA1575HL does not require an internal ALE cycle for each code fetch. The lowest 3 address lines are not multiplexed with the data lines and so these can be used to incrementally read code locations ...
Page 15
... DATA BUS The timing is configurable under firmware control. Fig.6 Example of burst mode code read (standard firmware). 1999 Jun 04 address address data input address 1 address 1 code word 1 15 Product specification SAA1575HL internal signals MHB464 internal signals address 2 address 2 code word 2 MHB465 ...
Page 16
... UART modes the 8xC51FB (mode 0 operations not supported). With the exception of the removal of the mode 0 operation, the UARTs in the SAA1575HL are identical to those in the XA-G3 product. Each UART rate is determined by either a fixed division of the oscillator (in UART mode one of the timer overflow rates (in UART modes 1 and 3) ...
Page 17
... I/O ENERAL PURPOSE The SAA1575HL possesses an 8-bit general purpose I/O register and 8 associated I/Os (see Fig.8). With the standard Philips firmware, all 8 of these pins are configured as outputs. With the standard Philips firmware, only pin GPIO0 is used. This is switched on at the end of the firmware initialization sequence and remains on subsequently ...
Page 18
... XTAL4 C 1999 Jun 04 The SAA1575HL uses a digital under-sampling system to ensure that ground bounce does not cause RTC timekeeping errors. This places a restriction on the ratio of XTAL1 and XTAL3 frequencies for which the RTC will operate correctly. This has been optimistic for the case ...
Page 19
... The address latch, normally required on 80C51 systems, is implemented within the SAA1575HL. Therefore, no ALE signal is seen outside the IC and address and data lines are brought out on separate pins. ...
Page 20
... S UPPLY DOMAINS To allow for the use of inexpensive 5 V external components, the periphery of the SAA1575HL can be powered with a higher voltage than the core. Therefore there is a distinction between the core and peripheral power supplies. In addition, there is the need to maintain certain functionality on a low-power supply in the event of main power failure ...
Page 21
... Power-down control signals The power-down control signal pins (see Table 2) are either inputs or outputs associated with the SAA1575HL power control. The descriptions are for the intended use of the control signals in a normal application. For a correct reset to occur important that PWRFAIL should be held LOW as long as minimum voltages have been established on all four of the power supply domains ...
Page 22
... As the supply voltage rises further, the first voltage threshold will be reached at which time both PWRDN and PWRFAIL will be HIGH. This starts the reset counter and the SAA1575HL will remain in reset until a set supply CC(core) time after this, depending on the state of the input pin RSTIME ...
Page 23
... PWRB toggle to switch backup supply sources. On power-up, the V CC(P) since this only controls an interrupt flag and the SAA1575HL is still held in reset by PWRFAIL, this has no effect. Only once the V CC(core) be de-asserted. This can only occur once the V voltage has reached the set threshold, and so there is no risk of the IC ‘ ...
Page 24
... The reset counter is asynchronously reset if the PWRFAIL pin is LOW. Once reset, the counter will only be enabled once both PWRFAIL and PWRDN go HIGH. This prevents the SAA1575HL from leaving the reset state until both power detect inputs have flagged the power system as healthy. ...
Page 25
... Enter standard 80C51XA Idle state. In sleep mode the RCLK and IF inputs are prevented from entering the IC. This capability is included to cover the situation in which the SAA1575HL is used with a front-end which does not respond to the power-down command in a similar way to the UAA1570HL. Sleep mode can be exited by any active hardware interrupt, for example a UART interrupt ...
Page 26
... CLOCK If the on-chip real-time clock is required (as with the standard Philips firmware), a low frequency clock signal is required to run the clock. The SAA1575HL is designed so that a standard 32.768 kHz watch crystal can be used for this purpose. Since this is much slower than the system clock, a much lower power is required to run just the real-time clock, allowing powered from a low-capacity battery when the main power supply fails ...
Page 27
... Machine model 200 pF 0. THERMAL CHARACTERISTICS SYMBOL PARAMETER R thermal resistance from junction to ambient th(j-a) 1999 Jun 04 CONDITIONS 3.3 V; CC(core) CC( 5.0 V CC(P) CC(B) note 1 note 2 CONDITIONS in free air 27 Product specification SAA1575HL MIN. MAX. UNIT 0.5 +3.6 V 0.5 +3.6 V 0.5 +5.5 V 0.5 +5.5 V 550 mV 500 mW 65 +150 C 150 C 40 +85 ...
Page 28
... Product specification SAA1575HL MIN. TYP. MAX. UNIT 2.7 3.3 3.6 V 2.7 5.0 5.5 V 2.4 3.3 3.6 V 2.7 5.0 5 ...
Page 29
... Specified at RTC clock frequency of 32.768 kHz. 1999 Jun 04 CONDITIONS 3 4 1 1 Product specification SAA1575HL MIN. TYP. MAX. UNIT 1 0 100 pF 7.0 ns 8 100 pF 8.9 ns 11.0 ns ...
Page 30
... RD de-asserted RHDZ 1999 Jun MHz; standard Philips firmware (release HD00); CC(R) amb osc CONDITIONS 40 to 60% duty cycle 40 to 60% duty cycle note 1 30 Product specification SAA1575HL MIN. TYP. MAX. UNIT MHz 33.3 ns 6 ...
Page 31
... DESCRIPTION address clock input data DMCS strobe instruction (program memory) PCMS strobe output data RD WRH or WRL strobes logic high logic low undefined valid high impedance or pull-up 31 Product specification SAA1575HL TYP. MAX. UNIT ...
Page 32
... PMCS 0 AVPL D15 to D0 Fig.16 External program memory read cycle (non-burst). 1999 Jun 04 t CLCH t CHCL t CLKL t CLKH Fig.15 External XTAL1 clock drive. t AVAU t W(PMCS) t PLIV t su(l) 2 AVIV 32 Product specification SAA1575HL 3.5 V 0.9 V MHB474 2 2 h(l) MHB475 t PXIZ ...
Page 33
... AVRL RD 0.4 V D15 to D0 Default DMCS operation. 1999 Jun 04 t AVAU t IVAU 2 AVIV t AVAU t RLEL t W(DMCS) 0 W(RD) t RLDV t su(D) 2.4 V DATA IN 0 AVDV Fig.18 External data memory read cycle. 33 Product specification SAA1575HL t AUIU MHB476 2.4 V 0 RHEH 2 h(D) MHB477 t RHDZ ...
Page 34
... SCLK IF1, IF2 1999 Jun 04 t AVAU t WLDL 0 AVWL t WLWH 0 QVWL 2.4 V DATA OUT 0.4 V Fig.19 External data memory write cycle. t SHFV t FVSH 2.4 V 2.4 V 0.4 V Fig.20 IF input timing. 34 Product specification SAA1575HL 2 W(DMCS) 2 WHAU 2 WHDH t h(D) MHB478 MHB479 ...
Page 35
... POWER SUPPLY 1999 Jun 04 T T1S t W(T1S) 2.4 V 0.4 V Fig.21 T1S output pulse timing. VRTC RCLK V BB SCLK BATT_ON SIGN BATT_OFF RFDATA RFCLK RFLE DIGITAL PROCESSOR Fig.22 Overall schematic. 35 Product specification SAA1575HL MHB480 RCLK SCLK SIGN RFDATA RFCLK RFLE RF FRONT-END MHB289 ...
Page 36
... TP2 A18 42 11 A19 SAA1575HL 57 D10 56 D11 55 D12 54 RCLK D13 98 53 SCLK D14 1 49 D15 48 IF1 93 IF2 RFDAT 92 89 TP222 TP3 RFCLK 3 90 TP223 RFLE 91 TP224 T1S ...
Page 37
... RFLE 220 R208 TP228 open GND C225 47 F (6.3 V) GND R216 C226 47 F (6.3 V) GND R213 R212 VRTC 1 R211 GND 37 Product specification SAA1575HL V CC GND U202 D10 D11 ...
Page 38
... C339 3.9 k 4.7 pF AGND AGND C335 33 nF C347 open C330 33 nF C331 33 nF DGND AGND VRF V DDD V CCD Fig.25 RF front-end circuit (continued in Fig.26). 38 Product specification SAA1575HL C343 4700 pF VRF V CCA R317 VRF 10 k U302 R320 1 2 MAX903ESA 8 2. R321 C344 ...
Page 39
... L303 C313 C314 330 C316 6.8 pF M1BIASN C302 47 pF M2BIASP C301 C309 L301 C304 open M2BIASN 39 Product specification SAA1575HL L = 1020 mils W = 8.8 mils J301 SMA-F C326 0. AGND AGND BPF301 MF1012S-1 I/O I C323 2.2 pF AGND AGND ...
Page 40
... ERR 1 SNSE C106 R106 18 k 100 nF VTAP C111 10 F (6.3 V) R108 12 k GND GND GND Fig.27 Power supply circuitry. 40 Product specification SAA1575HL TP101 TP102 VRF VRF V BAT R117 1 k B101 3 V 170 mAh GND BAT R113 R115 V103 ...
Page 41
... C211 C217 C329 R302 L302 R325 1 C312 L301 C301 R309 C309 C319 C302 R310 JP202 L304 C317 C314 41 Product specification SAA1575HL RS232 #1 C223 U205 BATT_OFF U201 RXD1 TXD1 TXD0 RXD0 RS232 #0 R205 C219 C213 C209 R206 U206 GND/V CC PTEST 1 MHB295 ...
Page 42
... Philips Semiconductors Global Positioning System (GPS) baseband processor handbook, full pagewidth 1999 Jun 04 Fig.29 Demonstration board 2nd layer. 42 Product specification SAA1575HL MHB296 ...
Page 43
... Philips Semiconductors Global Positioning System (GPS) baseband processor handbook, full pagewidth 1999 Jun 04 Fig.30 Demonstration board 3rd layer. 43 Product specification SAA1575HL MHB297 ...
Page 44
... Philips Semiconductors Global Positioning System (GPS) baseband processor handbook, full pagewidth 1999 Jun 04 Fig.31 Demonstration board 4th layer. 44 Product specification SAA1575HL MHB298 ...
Page 45
... Philips Semiconductors Global Positioning System (GPS) baseband processor handbook, full pagewidth 1999 Jun 04 Fig.32 Demonstration board 5th layer. 45 Product specification SAA1575HL MHB299 ...
Page 46
... C217 C329 R302 L302 R325 1 C312 L301 PTEST C301 R309 C309 C319 C302 R310 JP202 L304 C317 C314 46 Product specification SAA1575HL RS232 #1 C223 U205 BATT_OFF U201 RXD1 TXD1 TXD0 RXD0 RS232 #0 R205 C219 C213 C209 R206 U206 GND MHB300 ...
Page 47
... V ceramic capacitor 4.7 pF/50 V ceramic capacitor 150 pF/50 V ceramic capacitor 3.9 nF/50 V ceramic capacitor 4.7 nF/50 V ceramic capacitor 10 nF/50 V tantalum capacitor 1 F/16 V LL4007 diode, equivalent to 1N4007 SMD diode BAS 16 47 Product specification SAA1575HL TOLERANCE PACKAGE CR1/3 10% 603 20% 603 20% 1210 20% 20% 20% 20% 1206 20% 5% 603 5% ...
Page 48
... SMD resistor 9.1 SMD resistor 910 SMD resistor 18 SMD resistor 3.9 k SMD resistor 6.8 k SMD resistor 2.7 k SMD resistor 20 k SMD resistor 2.2 k LM317T voltage regulator LP2951CM voltage regulator (National) 48 Product specification SAA1575HL TOLERANCE PACKAGE SOT23 5% 1008 5% 1008 5% 603 5% 1008 5% 1008 5% 603 5% 603 1% 603 1% 603 ...
Page 49
... ZM33064 power monitor ZM33164 power monitor MAX903ESA comparator (Maxim) BC848 or BC847C NPN transistor BC858 PNP transistor TCXO TCO-987Q 30 MHz crystal load capacitance SMD crystal 32.768 kHz MF1012S-1 saw filter 49 Product specification SAA1575HL TOLERANCE PACKAGE SSOP28 SO28 PLCC44 SO8 SOT23 SOT23 30 ppm ...
Page 50
... scale (1) ( 0.18 14.1 14.1 16.25 16.25 0.5 1.0 0.12 13.9 13.9 15.75 15.75 REFERENCES JEDEC EIAJ 50 Product specification SAA1575HL detail (1) ( 0.75 1.15 1.15 0.2 0.12 0.1 0.45 0.85 0.85 EUROPEAN ISSUE DATE PROJECTION 95-12-19 97-08-04 SOT407 ...
Page 51
... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 51 Product specification SAA1575HL ...
Page 52
... Philips for any damages resulting from such improper use or sale. 1999 Jun 04 SOLDERING METHOD WAVE not suitable (2) suitable (3)(4) not recommended (5) not recommended 52 Product specification SAA1575HL (1) REFLOW suitable suitable suitable suitable suitable ...
Page 53
... Philips Semiconductors Global Positioning System (GPS) baseband processor 1999 Jun 04 NOTES 53 Product specification SAA1575HL ...
Page 54
... Philips Semiconductors Global Positioning System (GPS) baseband processor 1999 Jun 04 NOTES 54 Product specification SAA1575HL ...
Page 55
... Philips Semiconductors Global Positioning System (GPS) baseband processor 1999 Jun 04 NOTES 55 Product specification SAA1575HL ...
Page 56
Philips Semiconductors – a worldwide company Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. + ...