w83697 Winbond Electronics Corp America, w83697 Datasheet - Page 65

no-image

w83697

Manufacturer Part Number
w83697
Description
Winbond I/o
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w83697HF
Manufacturer:
Winbond
Quantity:
228
Part Number:
w83697HF
Manufacturer:
WINBOND
Quantity:
8
Part Number:
w83697HF
Manufacturer:
WINBOND
Quantity:
8
Part Number:
w83697HF
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w83697HF
Quantity:
500
Company:
Part Number:
w83697HF
Quantity:
500
Part Number:
w83697HG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
w83697HG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
w83697SF
Manufacturer:
Winbond
Quantity:
39
Part Number:
w83697SF
Manufacturer:
IDT
Quantity:
15
Part Number:
w83697UF
Manufacturer:
WINBOND
Quantity:
460
Part Number:
w83697UG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
w83697UG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
5. CIR RECEIVER PORT
5.1 CIR Registers
5.1.1 Bank0.Reg0 - Receiver Buffer Registers (RBR) (Read)
Receiver Buffer Register is read only. When the CIR pulse train has been detected and passed by the
internal signal filter, the data samped and shifted into shifter register will write into Receiver Buffer
Register. In the CIR, this port is only supports PIO mode and the address port is defined in the PnP.
5.1.2 Bank0.Reg1 - Interrupt Control Register (ICR)
Power on default <7:0> = 00000000 binary
5.1.3 Bank0.Reg2 - Interrupt Status Register (ISR)
Power on default <7:0> = 00000000 binary
6-3
7-3
Bit
Bit
7
2
1
0
2
1
0
EN_GLBI
Reserved
EN_TMR_I
En_LSR_I
EN_RX_I
Reserved
TMR_I
LSR_I
RXTH_I
Name
Name
Read/Write
Read/Write
-
Read/Write
Read/Write
Read/Write
Read/Write
Read Only
Read Only
Read Only
Enable Global Interrupt. Write 1, enable interrupt. Write 0,
disable global interrupt.
Reserved
Enable Timer Interrupt.
Enable Line-Status-Register interrupt.
Receiver Thershold-Level Interrupt Enable.
Reserved
Timer Interrupt. Set to 1 when timer count to 0. This bit will
be affected by (1) the timer registers are defined in
Bank4.Reg0 and Bank1.Reg0~1,
Timer, in Bank0.Reg3.Bit2) should be set to 1, (3)
ENTMR_I (Enable Timer Interrupt, in Bank0.Reg1.Bit2)
should be set to 1.
Line -Status-Register interrupt. Set to 1 when overrun, or
parity bit, or stop bit, or silent byte detected error in the
Line Status Register (LSR) sets to 1. Clear to 0 when LSR
is read.
Receiver Thershold-Level Interrupt. Set to 1 when (1) the
Receiver Buffer Register (RBR) is equal or larger than the
threshold level, (2) RBR occurs time-out if the receiver
buffer register has valid data and below the threshold level.
Clear to 0 when RBR is less than threshold level from
reading RBR.
- 56 -
Description
Description
Publication Release Date: Feb. 2002
W83697HF/F
(2) EN_TMR(Enable
Revision 0.70

Related parts for w83697