w83977atg Winbond Electronics Corp America, w83977atg Datasheet - Page 59

• Manufacturer Part Number: w83977atg
• Description: W83877tf Plus Kbc, Gp I/o, Wake-up, Fir, Cir, Pb-free
• Manufacturer: Winbond Electronics Corp America

7.2
7.2.1
Receiver Buffer Register is read only and Transmitter Buffer Register is write only. When operating in
the PIO mode, the port is used to Receive/Transmit 8-bit data.
When function as a legacy IR, this port only supports PIO mode. If set in the advanced IR mode and
configured as MIR/FIR/Remote IR, this port can support DMA transmission. Two DMA channels can
be used simultaneously, one for TX DMA and the other for RX DMA. Therefore, single DMA channel
is also supported when the bit of D_CHSW (DMA Channel Swap, in Set2.Reg2.Bit3) is set and the
TX/RX DMA channel is swapped. Note that two DMA channels can be defined in configure register
CR2A, which selects DMA channel or disables DMA channel. If only RX DMA channel is enabled
while TX DMA channel is disabled, then the single DMA channel will be selected.
SET
0
1
2
3
4
5
6
7
ADDRESS
OFFSET
Set0-Legacy/Advanced IR Control and Status Registers
Set0.Reg0 - Receiver/Transmitter Buffer Registers (RBR/TBR) (Read/Write)
0
1
2
3
4
5
6
7
Legacy/Advanced IR Control and Status Registers.
Legacy Baud Rate Divisor Register.
Advanced IR Control and Status Registers.
Version ID and Mapped Control Registers.
Transmitter/Receiver/Timer Counter Registers and IR Control Registers.
Flow Control and IR Control and Frame Status FIFO Registers.
IR Physical Layer Control Registers
Remote Control and IR front-end Module Selection Registers.
REGISTER NAME
UDR/ESCR
RBR/TBR
UCR/SSR
ISR/UFR
HCR
USR
HSR
ICR
SETS DESCRIPTION
Receiver/Transmitter Buffer Registers
Interrupt Control Register
Interrupt Status or IR FIFO Control Register
IR Control or Sets Select Register
Handshake Control Register
IR Status Register
Handshake Status Register
User Defined Register
- 51 -
W83977ATF/W83977ATG
REGISTER DESCRIPTION
Publication Release Date: May 2006
Revision 0.6