74abt544db NXP Semiconductors, 74abt544db Datasheet

Manufacturer Part Number

74abt544db

Description

Octal Latched Transceiver With Dual Enable; Inverting; 3-state

Manufacturer

NXP Semiconductors

Datasheet

1.74ABT544DB.pdf (19 pages)

1. General description

2. Features

The 74ABT544 high-performance BiCMOS device combines low static and dynamic

power dissipation with high speed and high output drive.

The 74ABT544 octal latched transceiver contains two sets of D-type latches for temporary

storage of data ﬂowing in either direction. Separate latch enable (LEAB and LEBA) and

output enable (OEAB and OEBA) inputs are provided for each register to permit

independent control of data transfer in either direction. The outputs are guaranteed to sink

64 mA.

The 74ABT544 contains two sets of eight D-type latches, with separate control pins for

each set. Using data ﬂow from A to B as an example, when the A-to-B enable (EAB) input

and the A-to-B latch enable (LEAB) input are LOW, the A-to-B path is transparent.

A subsequent LOW-to-HIGH transition of the LEAB signal puts the A data into the latches

where it is stored and the B outputs no longer change with the A inputs. With EAB and

OEAB both LOW, the 3-state B output buffers are active and invert the data present at the

outputs of the A latches.

Control of data ﬂow from B to A is similar, but using the EBA, LEBA and OEBA inputs.

74ABT544

Octal latched transceiver with dual enable; inverting; 3-state

Rev. 03 — 20 April 2005

Combines 74ABT640 and 74ABT373 type functions in one device

8-bit octal transceiver with D-type latch

Back-to-back registers for storage

Separate controls for data ﬂow in each direction

Output capability: +64 mA and 32 mA

Live insertion and extraction permitted

Power-up 3-state

Power-up reset

Latch-up protection:

ESD protection:

JESD78: exceeds 500 mA

MIL STD 883 method 3015: exceeds 2000 V

Machine model: exceeds 200 V

Product data sheet