w25q40bv Winbond Electronics Corp America, w25q40bv Datasheet - Page 30

no-image

w25q40bv

Manufacturer Part Number
w25q40bv
Description
4m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w25q40bvSIP
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q40bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q40bvSSIP
Manufacturer:
WINBOND
Quantity:
74
8.2.15
The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except
that address and data bits are input and output through four pins IO
clock are required prior to the data output
allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit
(QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.
Fast Read Quad I/O with “Continuous Read Mode”
The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 14a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the EBh instruction code, as shown in figure 14b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 8.2.20 for detail descriptions).
Fast Read Quad I/O (EBh)
Figure 14a. Fast Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4
.
The Quad I/O dramatically reduces instruction overhead
- 30 -
0
, IO
1
, IO
2
and IO
Byte 1
Byte 1
W25Q40BV
Byte 2
Byte 2
3
10)
and four Dummy

Related parts for w25q40bv