w25q40bv Winbond Electronics Corp America, w25q40bv Datasheet - Page 40

no-image

w25q40bv

Manufacturer Part Number
w25q40bv
Description
4m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w25q40bvSIP
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q40bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q40bvSSIP
Manufacturer:
WINBOND
Quantity:
74
W25Q40BV
8.2.23
Sector Erase (20h)
The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “20h” followed a 24-bit sector address (A23-A0) (see Figure 2). The
Sector Erase instruction sequence is shown in figure 21.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase
instruction will commence for a time duration of t
(See AC Characteristics). While the Sector Erase
SE
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of
the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Sector Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
Figure 21. Sector Erase Instruction Sequence Diagram
- 40 -

Related parts for w25q40bv