r5f5631acdlk Renesas Electronics Corporation., r5f5631acdlk Datasheet - Page 54

• Manufacturer Part Number: r5f5631acdlk
• Description: 100-mhz 32-bit Rx Mcu, On-chip Fpu, 165 Dmips, Up To 2-mb Flash Memory, Ethernet Mac, Full-speed Usb 2.0 Host/function/otg Interface Various Communications Interfaces Including Can, 10- & 12-bit A/d Converters, Rtc
• Manufacturer: Renesas Electronics Corporation.

Under development
RX63N Group, RX631 Group
R01DS0098EJ0050 Rev.0.50
May 13, 2011
Table 4.1
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
List of I/O Registers (Address Order) (3 / 46)
Address
0008 281Eh
0008 2820h
0008 2821h
0008 2822h
0008 2840h
0008 2844h
0008 2848h
0008 284Ch
0008 2850h
0008 2852h
0008 2853h
0008 2854h
0008 285Ch
0008 285Dh
0008 285Eh
0008 2860h
0008 2861h
0008 2862h
0008 2A00h
0008 2BE0h
0008 2BE4h
0008 2BE8h
0008 2BECh
0008 2BF0h
0008 2BF4h
0008 2BF8h
0008 2BFCh
0008 3002h
0008 3004h
0008 3008h
0008 3012h
0008 3014h
0008 3018h
0008 3022h
0008 3024h
0008 3028h
0008 3032h
0008 3034h
0008 3038h
0008 3042h
0008 3044h
0008 3048h
0008 3052h
0008 3054h
0008 3058h
0008 3062h
0008 3064h
0008 3068h
0008 3072h
0008 3074h
0008 3078h
0008 3802h
Preliminary document
Specifications in this document are tentative and subject to change.
Module
Symbol
EXDMAC0
EXDMAC0
EXDMAC0
EXDMAC0
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC1
EXDMAC
EXDMAC
EXDMAC
EXDMAC
EXDMAC
EXDMAC
EXDMAC
EXDMAC
EXDMAC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
BSC
Register Name
EXDMA status register
EXDMA external request sense mode register
EXDMA external request flag register
EXDMA peripheral request flag register
EXDMA source address register
EXDMA destination address register
EXDMA transfer count register
EXDMA block transfer count register
EXDMA transfer mode register
EXDMA output setting register
EXDMA interrupt setting register
EXDMA address mode register
EXDMA transfer enable register
EXDMA software start register
EXDMA status register
EXDMA external request sense mode register
EXDMA external request flag register
EXDMA peripheral request flag register
EXDMA module start register
Cluster buffer register 0
Cluster buffer register 1
Cluster buffer register 2
Cluster buffer register 3
Cluster buffer register 4
Cluster buffer register 5
Cluster buffer register 6
Cluster buffer register 7
CS0 mode register
CS0 wait control register 1
CS0 wait control register 2
CS1 mode register
CS1 wait control register 1
CS1 wait control register 2
CS2 mode register
CS2 wait control register 1
CS2 wait control register 2
CS3 mode register
CS3 wait control register 1
CS3 wait control register 2
CS4 mode register
CS4 wait control register 1
CS4 wait control register 2
CS5 mode register
CS5 wait control register 1
CS5 wait control register 2
CS6 mode register
CS6 wait control register 1
CS6 wait control register 2
CS7 mode register
CS7 wait control register 1
CS7 wait control register 2
CS0 control register
EDMINT
EDMAST
Register
Symbol
EDMSTS
EDMRMD
EDMERF
EDMPRF
EDMSAR
EDMDAR
EDMCRA
EDMCRB
EDMTMD
EDMOMD
EDMAMD
EDMCNT
EDMREQ
EDMSTS
EDMRMD
EDMERF
EDMPRF
CLSBR0
CLSBR1
CLSBR2
CLSBR3
CLSBR4
CLSBR5
CLSBR6
CLSBR7
CS0MOD
CS0WCR1
CS0WCR2
CS1MOD
CS1WCR1
CS1WCR2
CS2MOD
CS2WCR1
CS2WCR2
CS3MOD
CS3WCR1
CS3WCR2
CS4MOD
CS4WCR1
CS4WCR2
CS5MOD
CS5WCR1
CS5WCR2
CS6MOD
CS6WCR1
CS6WCR2
CS7MOD
CS7WCR1
CS7WCR2
CS0CR
Numb
er of
Bits
32
32
32
16
16
32
32
32
32
32
32
32
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
8
8
8
8
8
8
8
8
8
8
8
8
8
Access
Size
32
32
32
16
16
32
32
32
32
32
32
32
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
32
32
16
8
8
8
8
8
8
8
8
8
8
8
8
8
Number of Access States
ICLKPCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
1, 2 BCLK
4. I/O Registers
Page 54 of 101
ICLK<PCLK