r5f5631acdlk Renesas Electronics Corporation., r5f5631acdlk Datasheet - Page 95

• Manufacturer Part Number: r5f5631acdlk
• Description: 100-mhz 32-bit Rx Mcu, On-chip Fpu, 165 Dmips, Up To 2-mb Flash Memory, Ethernet Mac, Full-speed Usb 2.0 Host/function/otg Interface Various Communications Interfaces Including Can, 10- & 12-bit A/d Converters, Rtc
• Manufacturer: Renesas Electronics Corporation.

Under development
RX63N Group, RX631 Group
R01DS0098EJ0050 Rev.0.50
May 13, 2011
Table 4.1
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
×
×
×
×
×
×
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
×
×
×
×
×
×
List of I/O Registers (Address Order) (44 / 46)
Address
000A 0298h
000A 029Ah
000A 029Ch
000A 029Eh
000A 02A0h
000A 02A2h
000A 0400h
000A 0404h
000C 0000h
000C 0008h
000C 0010h
000C 0018h
000C 0020h
000C 0028h
000C 0030h
000C 0038h
000C 0040h
000C 0048h
000C 0050h
000C 0058h
000C 0064h
000C 0068h
000C 006Ch
000C 0070h
Preliminary document
Specifications in this document are tentative and subject to change.
Module
Symbol
USB1
USB1
USB1
USB1
USB1
USB1
USB
USB
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
EDMAC
Register Name
Pipe 3 transaction counter enable register
Pipe 3 transaction counter register
Pipe 4 transaction counter enable register
Pipe 4 transaction counter register
Pipe 5 transaction counter enable register
Pipe 5 transaction counter register
Deep standby USB transceiver control/pin
monitor register
Deep standby USB suspend/resume interrupt
register
EDMAC mode register
EDMAC transmit request register
EDMAC receive request register
Transmit descriptor list start address register
Receive descriptor list start address register
ETHERC/EDMAC status register
ETHERC/EDMAC status interrupt permission
register
Transmit/receive status copy enable register
Receive missed-frame counter register
Transmit FIFO threshold register
FIFO depth register
Receiving method control register
Transmit FIFO underrun counter
Receive FIFO overflow counter
Independent output signal setting register
Flow control start FIFO threshold setting
register
Register
Symbol
PIPE3TRE
PIPE3TRN
PIPE4TRE
PIPE4TRN
PIPE5TRE
PIPE5TRN
DPUSR0R
DPUSR1R
EDMR
EDTRR
EDRRR
TDLAR
RDLAR
EESR
EESIPR
TRSCER
RMFCR
TFTR
FDR
RMCR
TFUCR
RFOCR
IOSR
FCFTR
Numb
er of
Bits
16
16
16
16
16
16
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Access
Size
16
16
16
16
16
16
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Number of Access States
ICLKPCLK
9 PCLKB or
9 PCLKB or
9 PCLKB or
9 PCLKB or
9 PCLKB or
9 PCLKB or
9 PCLKB or
9 PCLKB or
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
5, 6PCLKA
more
more
more
more
more
more
more
more
4. I/O Registers
Page 95 of 101
(frequency ratio
(frequency ratio
(frequency ratio
(frequency ratio
(frequency ratio
(frequency ratio
(frequency ratio
(frequency ratio
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
Rounded up to
integer greater
ICLK<PCLK
the nearest
the nearest
the nearest
the nearest
the nearest
the nearest
the nearest
the nearest
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
than 1 + 9/
PCLKB)
of ICLK/
of ICLK/
of ICLK/
of ICLK/
of ICLK/
of ICLK/
of ICLK/
of ICLK/
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
*10
*10
*10
*10
*10
*10
*10
*10