M41T62_06 STMICROELECTRONICS [STMicroelectronics], M41T62_06 Datasheet
M41T62_06
Available stocks
Related parts for M41T62_06
M41T62_06 Summary of contents
Page 1
Feature summary Counters for tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, year, and century 32 KHz crystal oscillator integrating load capacitance and high crystal series resistance operation Oscillator stop detection monitors clock operation 2 Serial interface supports I ...
Page 2
Contents Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
M41T62/63/64/65 List of tables Table 1. Device options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of figures List of figures Figure 1. M41T62 logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
M41T62/63/64/65 1 Summary description The M41T6x Serial Access TIMEKEEPER kHz oscillator (external crystal controlled). Eight registers (see for the clock/calendar function and are configured in binary coded decimal (BCD) format. An additional 8 registers provide status/control of Alarm, 32KHz output, ...
Page 6
Summary description Figure 2. M41T64 logic diagram 1. Open drain. 2. Defaults to 32KHz on power-up. Figure 3. M41T63 logic diagram 1. Open drain. 2. Defaults to 32KHz on power-up. 6/ SQW M41T64 SCL F 32K ...
Page 7
M41T62/63/64/65 Figure 4. M41T65 logic diagram 1. Open drain. Figure 5. M41T62 connections 1. SQW output defaults to 32KHz upon power-up. 2. Open drain WDO M41T65 SCL IRQ/FT/OUT SDA ...
Page 8
Summary description Figure 6. M41T63 connections 1. SQW output defaults to 32KHz upon power-up. 2. Open drain. Figure 7. M41T64 connections 1. Enabled on power-up. 2. Open drain. Figure 8. M41T65 connections 1. Open drain. 8/ ...
Page 9
M41T62/63/64/65 Table 2. Signal names XI Oscillator input XO Oscillator output SDA Serial data input/output SCL Serial clock input IRQ/OUT Interrupt or OUT output (open drain) IRQ/FT/OUT Interrupt, frequency test, or OUT output (open drain) Programmable square wave - defaults ...
Page 10
Summary description Figure 11. M41T64 block diagram 32KHz XTAL OSCILLATOR SDA INTERFACE SCL 1. Defaults enabled on power-up. 2. Open drain. Figure 12. M41T65 block diagram 32KHz XTAL OSCILLATOR SDA INTERFACE SCL 1. Open drain. 10/40 REAL TIME CLOCK CALENDAR ...
Page 11
M41T62/63/64/65 Figure 13. Hardware hookup for SuperCap™ back-up operation Diode required on open drain pin (M41T65 only) for SuperCap (or battery) back-up. Low threshold BAT42 diode recommended. 2. For M41T62 and M41T65 (open drain). 3. For M41T63 ...
Page 12
Operation 2 Operation The M41T6x clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 16 Bytes contained in the device can then be ...
Page 13
M41T62/63/64/65 2.1.4 Data valid The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may ...
Page 14
Operation Figure 15. Acknowledgement sequence SCL FROM MASTER DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER 2.2 READ mode In this mode the master reads the M41T6x slave after setting the slave address (see Figure 17 on page Acknowledge Bit, ...
Page 15
M41T62/63/64/65 Figure 16. Slave address location START Figure 17. READ mode sequence BUS ACTIVITY: MASTER SDA LINE S BUS ACTIVITY: SLAVE ADDRESS DATA n+X Figure 18. Alternative READ mode sequence BUS ACTIVITY: MASTER SDA LINE S BUS ACTIVITY: SLAVE ADDRESS ...
Page 16
Operation 2.3 WRITE mode In this mode the master transmitter transmits to the M41T6x slave receiver. Bus protocol is shown in Figure 19 on page 16. Following the START condition and slave address, a logic '0' (R/W=0) is placed on ...
Page 17
M41T62/63/64/65 3 Clock operation The M41T6x is driven by a quartz-controlled oscillator with a nominal frequency of 32.768kHz. The accuracy of the Real-Time Clock depends on the frequency of the quartz crystal that is used as the time-base for the ...
Page 18
Clock operation 3.1 TIMEKEEPER The M41T6x offers 16 internal registers which contain Clock, Calibration, Alarm, Watchdog, Flags, and Square Wave. The Clock registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to ...
Page 19
M41T62/63/64/65 Table 3. M41T62 register map Addr D7 00h 01h ST 02h OFIE 03h 0 04h RS3 05h 0 06h CB1 07h 08h OUT 09h RB2 BMB4 BMB3 0Ah AFE SQWE 0Bh RPT4 RPT5 0Ch RPT3 0Dh RPT2 0Eh RPT1 ...
Page 20
Clock operation Table 4. M41T63 register map Addr D7 D6 00h 0.1 seconds 01h ST 02h 0 03h 0 04h RS3 RS2 05h 0 06h CB1 CB0 07h 08h 0 09h RB2 BMB4 BMB3 0Ah 0 SQWE 0Bh RPT4 RPT5 ...
Page 21
M41T62/63/64/65 Table 5. M41T64 register map Addr D7 00h 0.1 seconds 01h ST 02h 0 03h 0 04h RS3 RS2 05h 0 06h CB1 CB0 07h 08h 0 09h RB2 BMB4 0Ah 0 SQWE 0Bh RPT4 RPT5 0Ch RPT3 0Dh ...
Page 22
Clock operation M Table 6. M41T65 register map Addr D7 00h 01h ST 02h OFIE 03h 0 04h 0 05h 0 06h CB1 CB0 07h 08h OUT 09h RB2 BMB4 BMB3 0Ah AFE 0Bh RPT4 RPT5 0Ch RPT3 0Dh RPT2 ...
Page 23
M41T62/63/64/65 3.2 Calibrating the clock The M41T6x is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The accuracy of the Real-Time Clock depends on the frequency of the quartz crystal that is used as the time-base ...
Page 24
Clock operation Figure 20. Crystal accuracy across temperature Frequency (ppm –20 –40 –60 –80 –100 –120 –140 –160 –40 –30 Figure 21. Calibration waveform NORMAL POSITIVE CALIBRATION NEGATIVE CALIBRATION 24/ – ...
Page 25
M41T62/63/64/65 3.3 Setting alarm clock registers Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second, or repeat every year, month, day, ...
Page 26
Clock operation 3.4 Watchdog timer The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 09h. Bits BMB4-BMB0 store a binary ...
Page 27
M41T62/63/64/65 3.6 Square wave output (M41T62/63/64) The M41T62/63/64 offers the user a programmable square wave function which is output on the SQW pin. RS3-RS0 bits located in 04h establish the square wave output frequency. These frequencies are listed in completed, ...
Page 28
Clock operation 3.8 Century bits These two bits will increment in a binary fashion at the turn of the century, and handle all leap years correctly. See 3.9 Output driver pin (M41T62/65) When the OFIE Bit, AFE Bit, and watchdog ...
Page 29
M41T62/63/64/65 Table 9. Initial power-on default values Condition Device ST OF OFIE OUT FT AFE SQWE 32KE RS3-1 RS0 Watchdog M41T62 M41T63 Initial (1) power-up M41T64 M41T65 1. All other control bits power- undetermined state. Table 10. Century ...
Page 30
Maximum rating 4 Maximum rating Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other ...
Page 31
M41T62/63/64/ and AC parameters This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed ...
Page 32
DC and AC parameters Table 13. Capacitance Symbol C IN (3) C OUT Effective capacitance measured with power supply at 3.6V; sampled only, not 100% tested 25° 1MHz. 3. Outputs deselected. Table 14. ...
Page 33
M41T62/63/64/65 Table 15. Crystal electrical characteristics Sym f Resonant frequency O R Series resistance ( S C Load capacitance L 1. Externally supplied if using the QFN16 package. STMicroelectronics recommends the Citizen CFS-145 (1.5x5mm) and the KDS DT-38 (3x8mm) for ...
Page 34
DC and AC parameters Table 17. AC characteristics Sym f SCL clock frequency SCL t Clock low period LOW t Clock high period HIGH t SDA and SCL rise time R t SDA and SCL fall time F START condition ...
Page 35
M41T62/63/64/65 6 Package mechanical information In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the ...
Page 36
Package mechanical information Table 18. QFN16 – 16-lead, Quad, Flat Package, no Lead, 3x3mm body size, mechanical data Symb ddd Ch N Figure 27. QFN16 – 16-lead, Quad, Flat ...
Page 37
M41T62/63/64/65 Figure 28. 32KHz crystal + QFN16 vs. VSOJ20 mechanical data 1. Dimensions shown are in millimeters (mm). 7.0 ± 0.3 VSOJ20 XI 1 6.0 ± 0.2 SMT 2 XO CRYSTAL 3 QFN16 1.5 Package mechanical information ...
Page 38
Part numbering 7 Part numbering Table 19. Ordering information scheme Example: Device family M41T Device type and supply voltage 1. 1. 1.3V ...
Page 39
M41T62/63/64/65 8 Revision history Table 20. Revision history Date November 13, 2003 19-Nov-03 25-Dec-03 14-Jan-04 27-Feb-04 02-Mar-04 26-Apr-04 13-May-04 06-Aug-04 11-Oct-04 18-Jan-05 05-May-05 31-Oct-05 30-Nov-05 22-Aug-2006 Revision 1.0 First Issue Add features, update characteristics 1.1 Figure 9, Figure 22; Table ...
Page 40
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any ...