DAC1401D125HL NXP [NXP Semiconductors], DAC1401D125HL Datasheet

no-image

DAC1401D125HL

Manufacturer Part Number
DAC1401D125HL
Description
Dual 14-bit DAC, up to 125 Msps
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC1401D125HL/C1,1
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
DAC1401D125HL/C1:1
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
1. General description
2. Features
3. Applications
The DAC1401D125 is a dual port, high-speed, 2-channel CMOS Digital-to-Analog
Converter (DAC), optimized for high dynamic performance with low power dissipation.
Supporting an update rate of up to 125 Msps, the DAC1401D125 is suitable for Direct IF
applications.
Separate write inputs allow data to be written to the two DAC ports independently of one
another. Two separate clocks control the update rate of each DAC port.
The DAC1401D125 can interface two separate data ports or one single interleaved
high-speed data port. In Interleaved mode, the input data stream is demultiplexed into its
original I and Q data and latched. The I and Q data is then converted by the two DACs and
updated at half the input data rate.
Each DAC port has a high-impedance differential current output, suitable for both
single-ended and differential analog output configurations.
The DAC1401D125 is pin compatible with the AD9767, DAC2904 and DAC5672.
I
I
I
I
I
I
I
I
I
I
DAC1401D125
Dual 14-bit DAC, up to 125 Msps
Rev. 01 — 13 November 2008
Dual 14-bit resolution
125 Msps update rate
Single 3.3 V supply
Dual-port or Interleaved data modes
1.8 V, 3.3 V and 5 V compatible digital
inputs
Internal and external reference
2 mA to 20 mA full-scale output current
Quadrature modulation
Medical/test instrumentation
Direct IF applications
I
I
I
I
I
I
I
I
I
Typical 185 mW power dissipation
16 mW power-down
SFDR: 81 dBc; f
SFDR: 79 dBc; f
f
SFDR: 75 dBc; f
f
LQFP48 package
Industrial temperature range of
Direct digital frequency synthesis
Arbitrary waveform generator
s
s
40 C to +85 C
= 52 Msps; 12 dBFS
= 78 Msps
o
o
o
= 1 MHz; f
= 1 MHz;
= 10.4 MHz;
Product data sheet
s
= 52 Msps

Related parts for DAC1401D125HL

DAC1401D125HL Summary of contents

Page 1

DAC1401D125 Dual 14-bit DAC 125 Msps Rev. 01 — 13 November 2008 1. General description The DAC1401D125 is a dual port, high-speed, 2-channel CMOS Digital-to-Analog Converter (DAC), optimized for high dynamic performance with low power dissipation. Supporting an ...

Page 2

... NXP Semiconductors 4. Ordering information Table 1. Ordering information Type number Package Name DAC1401D125HL LQFP48 5. Block diagram Fig 1. DAC1401D125_1 Product data sheet Description plastic low profile quad flat package; 48 leads; body 7 14 INPUT A 14 DA13 to DA0 LATCH WRTA/IQWRT CLKA/IQCLK DAC1401D125 CLKB/IQRESET WRTB/IQSEL ...

Page 3

... DA7 DA6 DA5 DA4 DA3 DA2 DA1 DAC1401D125_1 Product data sheet DA13 1 DA12 2 3 DA11 DA10 4 DA9 5 6 DA8 DAC1401D125HL 7 DA7 DA6 8 DA5 9 10 DA4 DA3 11 DA2 12 Pin configuration SOT313-2 (LQFP48) Pin description [1] Pin Type Description 1 I DAC A data input bit 13 (MSB) ...

Page 4

NXP Semiconductors Table 2. Symbol DA0 DGND V DDD WRTA/IQWRT CLKA/IQCLK CLKB/IQRESET WRTB/IQSEL DGND V DDD DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 PWD AGND IOUTBP IOUTBN BVIRES GAINCTRL REFIO AVIRES IOUTAN IOUTAP ...

Page 5

NXP Semiconductors 7. Limiting values Table 3. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter V digital supply voltage DDD V analog supply voltage DDA V supply voltage difference DD V input voltage I ...

Page 6

NXP Semiconductors Table 5. Characteristics …continued 3.3 V; AGND and DGND connected together; I DDD DDA measured amb Symbol Parameter I LOW-level input current IL I HIGH-level input current IH C ...

Page 7

NXP Semiconductors Table 5. Characteristics …continued 3.3 V; AGND and DGND connected together; I DDD DDA measured amb Symbol Parameter Dynamic performance SFDR spurious free dynamic range THD total harmonic distortion ...

Page 8

NXP Semiconductors SFDR (dBc) (1) f (2) f (3) f (4) f Fig 3. DAC1401D125_1 Product data sheet 80 (1) 76 (2) ( MHz MHz ...

Page 9

NXP Semiconductors (dBm) a. (dBm) b. Fig 4. DAC1401D125_1 Product data sheet 100 Msps 5.24 MHz dBFS 100 0 ...

Page 10

NXP Semiconductors (dBm) Fig 5. (dBm) Fig 6. DAC1401D125_1 Product data sheet 100 Msps 9.44 MHz 10.44 MHz 2-tone SFDR ...

Page 11

NXP Semiconductors (dBm) Fig 7. INL (dB) Fig 8. DAC1401D125_1 Product data sheet 100 Msps; from f = 9.5 MHz, 110 kHz spacing 8-tone SFDR ...

Page 12

NXP Semiconductors DNL (dB) Fig 9. SFDR (dBc) (1) f (2) f (3) f Fig 10. SFDR full-scale at 78 Msps as a function of the output frequency DAC1401D125_1 Product data sheet 0.8 0.4 0 0.4 0.8 0 2964 5928 ...

Page 13

NXP Semiconductors SFDR (dBc) (1) f (2) f (3) f Fig 11. SFDR full-scale at 125 Msps as a function of the output frequency I DDD (mA) (1) f (2) f (3) f (4) f Fig 12. Digital supply current ...

Page 14

NXP Semiconductors I DDA (mA) Fig 13. Analog supply current as a function of the output current 10. Application information 10.1 General description The DAC1401D125 is a dual 14-bit DAC operating up to 125 Msps. Each DAC consists of a ...

Page 15

NXP Semiconductors Table 6. Mode Function 0 Interleaved mode 1 Dual port mode 10.2.1 Dual port mode The data and clock circuit for Dual port mode operation is shown in Fig 14. Dual port mode operation Each DAC has its ...

Page 16

NXP Semiconductors Fig 16. Interleaved mode In Interleaved mode, both DACs use the same data and clock inputs at twice the update rate. Data enters the latch on the rising edge of IQWRT. The data is sent to either latch ...

Page 17

NXP Semiconductors 10.3 Timing The DAC1401D125 can operate at an update rate up to 125 Msps. This generates an input data rate of 125 MHz in Dual port mode and 250 MHz in Interleaved mode. The timing of the DAC1401D125 ...

Page 18

NXP Semiconductors Table 7 Table 7. Data 0 ... 8192 ... 16383 10.5 Full-scale current adjustment The DAC1401D125 integrates one 1.25 V reference and two current sources to adjust the full-scale current in both DACs. The internal reference configuration is ...

Page 19

NXP Semiconductors An external reference can also be used for applications requiring higher accuracy or precise current adjustment. Due to the high input impedance of pin REFIO, applying an external source disables the bandgap. 10.6 Gain control Table 8 Table ...

Page 20

NXP Semiconductors 10.7.1 Differential output using transformer The use of a differentially coupled transformer output (see distortion performance. In addition, it helps to match the impedance and provides electrical isolation. Fig 21. Differential output with transformer The center tap is ...

Page 21

NXP Semiconductors 10.9 Alternative parts The following alternative parts are also available. Table 10. Pin compatible Type number DAC1001D125 DAC1201D125 10.10 Application diagram Fig 23. Application diagram DAC1401D125_1 Product data sheet Alternative parts Description dual 10-bit DAC dual 12-bit DAC ...

Page 22

NXP Semiconductors 11. Package outline LQFP48: plastic low profile quad flat package; 48 leads; body 1 pin 1 index DIMENSIONS (mm are the original ...

Page 23

NXP Semiconductors 12. Abbreviations Table 11. Acronym BW DNL dBFS IF INL LSB MSB PMOS SFDR 13. Revision history Table 12. Revision history Document ID Release date DAC1401D125_1 20081113 DAC1401D125_1 Product data sheet Abbreviations Description BandWidth Differential Non-Linearity deciBel Full-Scale ...

Page 24

NXP Semiconductors 14. Legal information 14.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...

Page 25

NXP Semiconductors 16. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords