PIC12F635-E/MD MICROCHIP [Microchip Technology], PIC12F635-E/MD Datasheet - Page 122

• Manufacturer Part Number: PIC12F635-E/MD
• Description: 8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology
• Manufacturer: MICROCHIP [Microchip Technology]

PIC12F635/PIC16F636/639
FIGURE 11-18:
DS41232D-page 120
LFDATA/RSSI/
MCU SPI Read Details:
1.
2.
3.
4.
5.
6.
SCLK/ALERT
Note:
CCLK/SDIO
Drive the AFE’s open collector ALERT output low.
•
Drop CS
•
•
Change LFDATA/RSSI/CCLK/SDIO connected pin to output.
•
Clock in 16-bit SPI Read sequence.
•
Change LFDATA/RSSI/CCLK/SDIO connected pin to input.
Raise CS to complete the SPI Read entry of command and address.
CS
To ensure no false clocks occur when CS drops.
AFE SCLK/ALERT becomes SCLK input.
LFDATA/RSSI/CCLK/SDIO becomes SDI input.
Driving SPI data.
Command, address and dummy data.
(output)
ALERT
The T
Configuration register data appears at 6th clock after T
LFDATA
(output)
1
CSH
(input)
(input)
SCLK
SDI
T
2
CSSC
is considered as one clock. Therefore, the
SPI READ SEQUENCE
T
SU
MSb
T
3
HD
4
16 Clocks for Read Command,
Address and Dummy Data
T
1/F
HI
SCLK
T
LO
CSH
LSb
.
T
SCCS
6
5
7.
8.
9.
10.
T
LFDATA
(output)
CS
(output)
ALERT
1
T
Drop CS.
•
•
Clock out 16-bit SPI Read result.
•
•
•
Raise CS to complete the SPI Read.
Change SCLK/ALERT back to input.
CSH
T
CS
AFE SCLK/ALERT becomes SCLK input.
LFDATA/RSSI/CCLK/SDIO becomes SDO output.
First seven bits clocked-out are dummy bits.
Next eight bits are the Configuration register data.
The last bit is the Configuration register row parity bit.
0
(input)
(output)
SCLK
T
SDO
7
CSSC
8
16 Clocks for Read Result
© 2007 Microchip Technology Inc.
T
DO
T
CSSC
9
T
LFDATA
(output)
CS
(output)
1
ALERT
10
T
CSH
T
CS
0