ATA6602-PLQW ATMEL [ATMEL Corporation], ATA6602-PLQW Datasheet - Page 224

• Manufacturer Part Number: ATA6602-PLQW
• Description: Microcontroller with LIN Transceiver, 5V Regulator and Watchdog
• Manufacturer: ATMEL [ATMEL Corporation]

4.18.6.3
224
ATA6602/ATA6603
USART MSPIM Control and Status Register n B - UCSRnB
• Bit 7 - RXCIEn: RX Complete Interrupt Enable
• Bit 6 - TXCIEn: TX Complete Interrupt Enable
• Bit 5 - UDRIE: USART Data Register Empty Interrupt Enable
• Bit 4 - RXENn: Receiver Enable
• Bit 3 - TXENn: Transmitter Enable
• Bit 2:0 - Reserved Bits in MSPI mode
Initial Value
Read/Write
Writing this bit to one enables interrupt on the RXCn Flag. A USART Receive Complete
interrupt will be generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in
SREG is written to one and the RXCn bit in UCSRnA is set.
Writing this bit to one enables interrupt on the TXCn Flag. A USART Transmit Complete
interrupt will be generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in
SREG is written to one and the TXCn bit in UCSRnA is set.
Writing this bit to one enables interrupt on the UDREn Flag. A Data Register Empty interrupt
will be generated only if the UDRIE bit is written to one, the Global Interrupt Flag in SREG is
written to one and the UDREn bit in UCSRnA is set.
Writing this bit to one enables the USART Receiver in MSPIM mode. The Receiver will over-
ride normal port operation for the RxDn pin when enabled. Disabling the Receiver will flush
the receive buffer. Only enabling the receiver in MSPI mode (i.e. setting RXENn=1 and
TXENn=0) has no meaning since it is the transmitter that controls the transfer clock and
since only master mode is supported.
Writing this bit to one enables the USART Transmitter. The Transmitter will override normal
port operation for the TxDn pin when enabled. The disabling of the Transmitter (writing
TXENn to zero) will not become effective until ongoing and pending transmissions are com-
pleted, i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain
data to be transmitted. When disabled, the Transmitter will no longer override the TxDn port.
When in MSPI mode, these bits are reserved for future use. For compatibility with future
devices, these bits must be written to zero when UCSRnB is written.
Bit
RXCIEn
R/W
7
0
TXCIEn
R/W
6
0
UDRIE
R/W
5
0
RXENn
R/W
4
0
TXENn
R/W
3
0
R
2
1
-
R
1
1
-
4921C–AUTO–01/07
R
0
0
-
UCSRnB