74LCX541_07 STMICROELECTRONICS [STMicroelectronics], 74LCX541_07 Datasheet

no-image

74LCX541_07

Manufacturer Part Number
74LCX541_07
Description
LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
Order codes
Features
January 2007
5V tolerant inputs and outputs
High speed:
– t
Power down protection on inputs and outputs
Symmetrical output impedance:
– |I
PCI bus levels guaranteed at 24mA
Balanced propagation delays:
– t
Operating voltage range:
– V
Pin and function compatible with
74 series 541
Latch-up performance exceeds
500mA (JESD 17)
ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
PD
PLH
OH
CC
= 8.0ns (Max) at V
74LCX541MTR
| = I
74LCX541TTR
≅ t
(Opr) = 2.0V to 3.6V
Part number
PHL
OL
= 24mA (Min) at V
CC
= 3V
Low voltage CMOS octal bus buffer (3-state)
CC
= 3V
TSSOP20
Package
SO-20
Rev 5
with 5V tolerant inputs and outputs
Description
The 74LCX541 is a low voltage CMOS octal bus
buffer (non-inverted) fabricated with sub-micron
silicon gate and double-layer metal wiring C
technology. It is ideal for low power and high
speed 3.3V applications; it can be interfaced to
5V signal environment for both inputs and
outputs.
The 3 STATE control gate operates as two input
AND such that if either G1 and G2 are high, all
eight outputs are in the high impedance state. In
order to enhance PC board layout the 74LCX541
offers a pinout having inputs and outputs on
opposite sides of the package.
It has same speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
SO-20
Tape and reel
Tape and reel
Packaging
74LCX541
TSSOP20
www.st.com
2
MOS
1/17
17

Related parts for 74LCX541_07

74LCX541_07 Summary of contents

Page 1

Features ■ 5V tolerant inputs and outputs ■ High speed: – 8.0ns (Max ■ Power down protection on inputs and outputs ■ Symmetrical output impedance: – 24mA (Min) at ...

Page 2

Contents Contents 1 Logic symbols and I/O equivalent circuit . . . . . . . . . . . . . . . . . . . . . . . . 3 2 Pin settings . . . ...

Page 3

Logic symbols and I/O equivalent circuit Figure 1. IEC logic symbols Figure 2. Input and output equivalent circuit Logic symbols and I/O equivalent circuit 3/17 ...

Page 4

Pin settings 2 Pin settings 2.1 Pin connection Figure 3. Pin connection (top through view) 2.2 Pin description Table 1. Pin description Pin N° 18, 17, 16, 15, 14, 13, ...

Page 5

Logic states 3.1 Truth table Table 2. Truth table Note not care Z : High impedance Input Logic states Output ...

Page 6

Maximum rating 4 Maximum rating Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other ...

Page 7

Electrical characteristics Table 5. DC specifications Symbol V High level input voltage IH V Low level input voltage IL V High level output voltage OH V Low level output voltage OL I Input leakage current I Power OFF ...

Page 8

Electrical characteristics Table 7. AC electrical characteristics Symbol Parameter t t Propagation delay PLH PHL time t t Output enable PZL PZH time t t Output disable PLZ PHZ time t output to output OSLH t skew time OSHL 1. ...

Page 9

Test circuit Figure 4. Test circuit Figure 5. Test circuit C = 50pF or equivalent (includes jig and probe capacitance) L Ω 500 pulse generator (typically 50 T ...

Page 10

Waveforms 7 Waveforms Figure 6. Propagation delays (f = 1MHz; 50% duty cycle) Figure 7. Output enable and disable time (f = 1MHz; 50% duty cycle) 10/17 74LCX541 ...

Page 11

Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on ...

Page 12

Package mechanical data DIM ddd 12/17 SO-20 MECHANICAL DATA mm. MIN. TYP MAX. 2.35 2.65 0.1 0.30 0.33 0.51 0.23 0.32 12.60 13.00 7.4 7.6 1.27 10.00 10.65 0.25 ...

Page 13

DIM PIN 1 IDENTIFICATION TSSOP20 MECHANICAL DATA mm. MIN. TYP MAX. 1.2 0.05 0.15 0.8 1 1.05 0.19 0.30 0.09 0.20 6.4 6.5 6.6 6.2 6.4 ...

Page 14

Package mechanical data DIM 14/17 Tape & Reel SO-20 MECHANICAL DATA mm. MIN. TYP MAX. 330 12.8 13.2 20.2 60 30.4 10.8 11 13.2 13.4 3.1 3.3 3.9 4.1 11.9 ...

Page 15

DIM Tape & Reel TSSOP20 MECHANICAL DATA mm. MIN. TYP MAX. 330 12.8 13.2 20.2 60 22.4 6.8 7 6.9 7.1 1.7 1.9 3.9 4.1 11.9 12.1 Package mechanical ...

Page 16

Revision history 9 Revision history Table 9. Revision history Date 15-Sep-2004 24-Jan-2007 16/17 Revision 4 Ordering Codes Revision - pag The document has been reformatted, temperature ranges updated 74LCX541 Changes ...

Page 17

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at ...

Related keywords