NCP5425_06 ONSEMI [ON Semiconductor], NCP5425_06 Datasheet - Page 9

• Manufacturer Part Number: NCP5425_06
• Description: Dual Synchronous Buck Controller
• Manufacturer: ONSEMI [ON Semiconductor]

output voltage exceeds the COMP pin voltage, minus the
0.3 V PWM comparator offset threshold and the artificial
ramp, the PWM comparator terminates the initial pulse.
4.2 V
0.3 V
Normal Operation
approximately constant as the V
regulated output voltage under steady state conditions.
Variations in supply line or output load conditions will result
in changes in duty cycle to maintain regulation.
Gate Charge Effect on Switching Times
an important effect on the switching times of the FETs. A
finite amount of time is required to charge the effective
capacitor seen at the gate of the FET. Therefore, the rise and
fall times rise linearly with increased capacitive loading,
according to the following graphs.
During normal operation, the duty cycle remains
When using the on board gate drivers, the gate charge has
90
80
70
60
50
40
30
20
10
0
0
UVLO
Figure 4. Idealized Startup Waveforms
Figure 5. Average Rise and Fall Times
0
STARTUP
Average Rise Time
2
3
LOAD (nF)
t
s
Average Fall Time
NORMAL OPERATION
4
2
control loop maintains
5
6
GATE(H)1
GATE(H)2
V
V
V
7
IN
COMP
FB
http://onsemi.com
NCP5425
8
9
Transient Response
transient response to any variations in input voltage or
output current. Pulse−by−pulse adjustment of duty cycle is
provided to quickly ramp the inductor current to the required
level. Since the inductor current cannot be changed
instantaneously, regulation is maintained by the output
capacitors during the time required to slew the inductor
current. For better transient response, a combination of
several high frequency and bulk output capacitors are
typically used.
Out−of−Phase Synchronization
switching cycle. This delay is supervised by the oscillator,
which supplies a clock signal to the second channel that is
180° out of phase with the clock signal of the first channel.
Advantages of out−of−phase synchronization are many.
Since the input current pulses are interleaved with one
another, the overlap time is reduced. Overlap reduction
reduces the input filter requirement, allowing the use of
smaller components. In addition, since peak current occurs
during a shorter time period, emitted EMI is also reduced,
potentially reducing shielding requirements. Interleaving
the phases in a two phase application reduces ripple voltage
and allows supplies with tighter tolerances to be built.
Overvoltage Protection
consequence of the normal operation of the V
method, and requires no additional external components to
implement. The control loop responds to an overvoltage
condition within 200 ns, turning off the upper MOSFET and
disconnecting the regulator from its input voltage. This
results in a crowbar action to clamp the output voltage,
preventing damage to the load. The regulator remains in this
state until the overvoltage condition clears.
Low Noise Disable Mode
concentrates its noise output over a small frequency band. In
noise−sensitive applications, this frequency can be chosen
to prevent interference with other system functions. Some
applications may have even more stringent requirements,
where absolutely no noise may be emitted for a short period
of time.
periods to temporarily inhibit switching noise by
disconnecting or pulling the R
both gate drivers, leaving the switch node floating, and
discharges the internal ramp.
drivers are disabled, so the COMP pins will charge up to a
higher voltage. The COMP pins are clamped to prevent
excessive overshoot when switching is resumed.
The 200 ns reaction time of the control loop provides fast
The turn−on of the second channel is delayed by half the
Overvoltage Protection (OVP) is provided as a
A PWM converter operating at a constant frequency
The user may disable the clock during noise sensitive
The control circuitry remains enabled while the clock and
OSC
pin to 3.3 V. This disables
2
control