P89LV51RD2BA PHILIPS [NXP Semiconductors], P89LV51RD2BA Datasheet - Page 16

no-image

P89LV51RD2BA

Manufacturer Part Number
P89LV51RD2BA
Description
8-bit 80C51 3 V low power 64 kB Flash microcontroller with 1 kB RAM
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P89LV51RD2BA
Manufacturer:
NXP
Quantity:
10
Part Number:
P89LV51RD2BA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P89LV51RD2BA.
Manufacturer:
PHI
Quantity:
1 300
Philips Semiconductors
Table 6:
9397 750 14342
Product data
Reset source
External reset
Power-on reset
Watchdog reset
Brown-out detect reset
Software reset
Effects of reset sources on bank selection
7.1.4 Brown-out detect reset
7.1.5 Watchdog reset
7.1.6 Data RAM memory
7.1.7 Expanded data RAM addressing
SWR bit result
(FCF.1)
0
x
1
The device includes a brown-out detection circuit to protect the system from severe
supply voltage fluctuations. The P89LV51RB2/RC2/RD2's brown-out detection
threshold is 2.35 V. When V
detect triggers the circuit to generate a brown-out interrupt but the CPU still runs until
the supplied voltage returns to the brown-out detection voltage V
operation for a brown-out detection is to cause a processor reset.
V
detection circuit will respond.
Brown-out interrupt can be enabled by setting the EBO bit (IEA.3). If EBO bit is set
and a brown-out condition occurs, a brown-out interrupt will be generated to execute
the program at location 004BH. It is required that the EBO bit be cleared by software
after the brown-out interrupt is serviced. Clearing EBO bit when the brown-out
condition is active will properly reset the device. If brown-out interrupt is not enabled,
a brown-out condition will reset the program to resume execution at location 0000H.
A brown-out detect reset will clear the BSEL bit (FCF.0) but will not change the SWR
bit (FCF.1) and therefore will not change the banking of the lower 8 kB of user code
memory space.
Like a brown-out detect reset, the watchdog timer reset will clear the BSEL bit (FCF.0)
but will not change the SWR bit (FCF.1) and therefore will not change the banking of
the lower 8 kB of user code memory space.
The state of the SWR and BSEL bits after different types of resets is shown in
Table
The data RAM has 1024 bytes of internal memory. The device can also address up to
64 kB for external data memory.
The P89LV51RB2/RC2/RD2 has 1 kB of RAM. See
data memory structure.” on page
The device has four sections of internal data memory:
1. The lower 128 bytes of RAM (00H to 7FH) are directly and indirectly addressable.
DD
must stay below V
6. This results in the code memory bank selections as shown.
BSEL bit result
(FCF.0)
0
0
0
Rev. 04 — 02 December 2004
BOD
at least four oscillator clock periods before the brown-out
DD
drops below this voltage threshold, the brown-out
19.
addresses from 0000h to
1FFFh
Bootcode (in Block 1)
Retains state of SWR bit. If
SWR, BSEL =00 then uses
Bootcode. If SWR, BSEL =
10 then uses user code.
User code (in Block 0)
P89LV51RB2/RC2/RD2
8-bit microcontrollers with 80C51 core
Figure 6 “Internal and external
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
addresses above
1FFFh
User code (in Block 0)
BOD
. The default
16 of 77

Related parts for P89LV51RD2BA