AK4425A AKM [Asahi Kasei Microsystems], AK4425A Datasheet

no-image

AK4425A

Manufacturer Part Number
AK4425A
Description
192kHz 24-Bit Stereo ?? DAC with 2Vrms Output
Manufacturer
AKM [Asahi Kasei Microsystems]
Datasheet
The AK4425A is a 5V 24-bit stereo DAC with an integrated 2Vrms output buffer. A charge pump in the
buffer develops an internal negative power supply rail that enables a ground-referenced 2Vrms output.
Using AKM’s multi bit modulator architecture, the AK4425A delivers a wide dynamic range while
preserving linearity for improved THD+N performance. The AK4425A integrates a combination of
switched-capacitor and continuous-time filters, increasing performance for systems with excessive clock
jitter. The 24-bit word length and 192kHz sampling rate make this part ideal for a wide range of consumer
audio applications, such as DVD, AV receiver system and set-top boxes. The AK4425A is offered in a
space saving 16pin TSSOP package.
MS1127-E-01
192kHz 24-Bit Stereo ΔΣ DAC with 2Vrms Output
Sampling Rate Ranging from 8kHz to 192kHz
128 times Oversampling (Normal Speed Mode)
64 times Oversampling (Double Speed Mode)
32 times Oversampling (Quad Speed Mode)
24-Bit 8 times FIR Digital Filter
Switched-Capacitor Filter with High Tolerance to Clock Jitter
Single Ended 2Vrms Output Buffer
Digital De-emphasis Filter: 32kHz, 44.1kHz or 48kHz
Soft mute
Digital Attenuator (Linear 256 Step)
Control I/F: 3-wire
Audio I/F format: 24Bit MSB justified, 24/20/16 LSB justified or
Master clock: 256fs, 384fs, 512fs, 768fs or 1152fs (Normal Speed Mode)
THD+N: -91dB
Dynamic Range: 106dB
Automatic Power-on Reset Circuit
Power supply: +4.5 ∼ +5.5V
Ta = -20 to 85°C
Small Package: 16pin TSSOP (6.4mm x 5.0mm)
GENERAL DESCRIPTION
128fs, 192fs, 256fs or 384fs (Double Speed Mode)
128fs, 192fs (Quad Speed Mode)
I
FEATURES
2
S compatible
- 1 -
AK4425A
[AK4425A]
2011/03

Related parts for AK4425A

AK4425A Summary of contents

Page 1

... Stereo ΔΣ DAC with 2Vrms Output The AK4425A 24-bit stereo DAC with an integrated 2Vrms output buffer. A charge pump in the buffer develops an internal negative power supply rail that enables a ground-referenced 2Vrms output. Using AKM’s multi bit modulator architecture, the AK4425A delivers a wide dynamic range while preserving linearity for improved THD+N performance ...

Page 2

... CDTI LRCK Audio Data BICK Interface SDTI MS1127-E-01 MCLK Clock De-emphasis Divider Control ΔΣ 8X Modulator Interpolator ΔΣ 8X Interpolator Modulator Charge Pump CP CN VEE VSS1 1μ 1μ Block Diagram - 2 - [AK4425A] AVDD VSS2 SCF AOUTL LPF SCF AOUTR LPF VDD 2011/03 ...

Page 3

... Ordering Guide -20 ∼ +85°C AK4425AET AKD4425A Evaluation Board for AK4425A ■ Pin Layout VDD 1 MCLK 2 BICK 3 SDTI 4 LRCK 5 CSN 6 CCLK 7 CDTI 8 ■ Compatibility with the AK4426 Functions Power Supply DC Offset THD+N DR DEM SMUTE Digital ATT I/F Format Control I/F Operating Temperature MS1127-E-01 16pin TSSOP (0 ...

Page 4

... Positive Charge Pump Capacitor Terminal Pin Connect to CN with a 1.0μF capacitor which is low ESR (Equivalent Series Resistance) over all temperature range. When this capacitor has the polarity, the positive polarity pin must be connected to the CP pin. Non polarity capacitors can also be used. Ground Pin1 - 4 - [AK4425A] 2011/03 ...

Page 5

... MS1127-E-01 ABSOLUTE MAXIMUM RATINGS Symbol min VDD -0.3 CVDD -0.3 IIN VIND -0.3 Ta -20 Tstg -65 Symbol min VDD +4.5 AVDD - 5 - [AK4425A] max +6.0 +6.0 ±10 - VDD+0.3 85 150 typ max +5.0 +5.5 VDD Units °C °C Units ...

Page 6

... Note 9. The current into VDD and AVDD. Note 10. All digital inputs including clock pins (MCLK, BICK and LRCK) are fixed to VSS1(VSS2) or VDD(AVDD). MS1127-E-01 ANALOG CHARACTERISTICS ≥5kΩ) L min (Note 5) 100 100 [AK4425A] typ max Units 24 Bits -91 - 106 ...

Page 7

... MS1127-E-01 Symbol min 24 fs=44.1kHz FR - fs=96kHz FR - fs=192kHz FR - Symbol min 13 39 fs=44.kHz fs=96kHz FR - fs=192kHz [AK4425A] typ max Units 20.0 kHz 22.05 - kHz kHz ± 0. 19.3 - 1/fs ± 0. ± 0. ± 0. typ max Units 8.1 kHz 18.2 - kHz kHz ± 0.005 dB dB 19.3 - 1/fs +0/- +0/-4 - ...

Page 8

... Typ max Units 11.2896 36.864 MHz 70 48 kHz 96 kHz 192 kHz 55 2011/03 Units V V μA % ...

Page 9

... LRCK BICK tBCKH LRCK tBLR BICK SDTI MS1127-E-01 1/fCLK tCLKL dCLK=tCLKH x fCLK, tCLKL x fCLK 1/fs tBCK tBCKL Figure 1. Clock Timing tLRB tSDS tSDH Figure 2. Serial Interface Timing - 9 - [AK4425A] VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL 2011/03 ...

Page 10

... CSN tCSS CCLK CDTI CSN CCLK CDTI D3 MS1127-E-01 tCCKL tCCKH tCDS tCDH C1 C0 R/W Figure 3. WRITE Command Input Timing D2 D1 Figure 4. WRITE Data Input Timing - 10 - [AK4425A] VIH VIL VIH VIL VIH A4 VIL tCSW VIH VIL tCSH VIH VIL VIH D0 VIL 2011/03 ...

Page 11

... MCLK frequency. In Manual Setting Mode (ACKS = “0”: Register 00H), the sampling speed is set by DFS0/1 (Table 1). The frequency of MCLK at each sampling speed is set automatically. applied, the AK4425A is in Auto Setting Mode. In Auto Setting Mode (ACKS = “1”: Default), as MCLK frequency is detected automatically (Table 3), and the internal master clock becomes the appropriate frequency necessary to set DFS0/1 ...

Page 12

... Table 4. System Clock Example (Auto Setting Mode) When MCLK= 256fs/384fs, the AK4425A supports sampling rate of 32kHz~96kHz in auto setting mode when the sampling rate is 32kHz~48kHz, DR and S/N will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs. Table 5. Relationship between MCLK frequency and DR, S/N (fs= 44.1kHz) (Auto Setting Mode) ■ ...

Page 13

... Figure 7. Mode 2 Timing - Rch Data Rch Data Don’t care Rch Data [AK4425A 2011/03 ...

Page 14

... LRCK BICK (64fs) SDTI 23 22 23:MSB, 0:LSB MS1127-E- Don’t care 23 22 Lch Data Figure 8. Mode 3 Timing - 14 - [AK4425A Don’t care Rch Data 1 23 2011/03 ...

Page 15

... Table 7. De-emphasis Filter Control (Normal Speed Mode) ■ Analog Output Block The internal negative power supply generation circuit amplifier. It allows the AK4425A to output an audio signal centered at VSS (0V, typ) as shown in power generation circuit (Figure 9) needs 1.0uF capacitors (Ca, Cb) with low ESR (Equivalent Series Resistance). If this capacitor is polarized, the positive polarity pin should be connected to the CP and VSS1 pins ...

Page 16

... Output Volume The AK4425A includes channel independent digital output volumes (ATT) with 256 levels at linear step including MUTE. These volumes are in front of the DAC and can attenuate the input data from 0dB to –48dB and mute. When changing levels, transitions are executed via soft changes; thus no switching noise occurs during these transitions. The ...

Page 17

... MUTE (D/A Out) Notes: (1) The AK4425A includes an internal Power on Reset Circuit which is used reset the digital logic into a default state after power up. Therefore, the power supply voltage must reach 80% VDD from 0.3V in less than 20msec. (2) Register writings are valid after 50ms (max). ...

Page 18

... Reset Function When the MCLK, LRCK or BICK stops, the AK4425A is placed in reset mode and its analog outputs are set to VSS (0V, typ). When the MCLK, LRCK and BICK are restarted, the AK4425A returns to normal operation mode. Internal State D/A In (Digital) D/A Out (Analog) < ...

Page 19

... The function of the AK4425A can be controlled by register settings. The register can be accessed 50msec(max) after power up the AK4425A. Internal registers may be written to 3-wire µP interface pins, CSN, CCLK and CDTI. The data on this interface consists of Chip Address (2bits, C1/0; fixed to “01”), Read/Write (1bit; fixed to “1”, Write only), Register Address (MSB first, 5bits) and Control Data (MSB first, 8bits) ...

Page 20

... Do not write the registers within 50msec after the power supplies are fed. MS1127-E- DIF2 0 SLOW DFS1 0 0 INVL ATT6 ATT5 ATT4 ATT6 ATT5 ATT4 - 20 - [AK4425A DIF1 DIF0 PW RSTN DFS0 DEM1 DEM0 SMUTE INVR 0 0 ATT3 ATT2 ATT1 ATT3 ATT2 ATT1 ...

Page 21

... When changing between Normal/Double Speed Mode and Quad Speed Mode, some click noise occurs. SLOW: Slow Roll-off Filter Enable 0: Sharp Roll-off Filter 1: Slow Roll-off Filter MS1127-E- DIF2 (Table SLOW DFS1 (Table [AK4425A DIF1 DIF0 PW RSTN DFS0 DEM1 DEM0 SMUTE 2011/ ...

Page 22

... ATT = 20 log (ATT_DATA / 255) [dB] 10 00H: Mute MS1127-E- INVL ATT6 ATT5 ATT4 ATT6 ATT5 ATT4 [AK4425A INVR ATT3 ATT2 ATT1 ATT0 ATT3 ATT2 ATT1 ATT0 2011/ ...

Page 23

... Digital input pins should not be allowed to float. MS1127-E-01 SYSTEM DESIGN VSS1 VDD 1 CP MCLK 2 CN BICK 3 VEE 4 SDTI AK4425A AOUTL LRCK 5 VSS2 CSN 6 AVDD CCLK 7 CDTI AOUTR 8 Figure 15. Typical Connection Diagram - 23 - [AK4425A] Analog 5.0V + 0.1u 10u ( ( Lch Out 11 0.1u 10u + 10 9 Rch Out 2011/03 ...

Page 24

... Using single a 1 reduce noise beyond the audio passband. AK4425 AOUT (fc = 154kHz, gain = -0.28dB @ 40kHz, gain = -1.04dB @ 80kHz) Figure 16. External 1 MS1127-E-01 470 Analog Out 2.2Vrms (typ) 2.2nF st order LPF Circuit Example - 24 - [AK4425A] st -order LPF (Figure 16) can 2011/03 ...

Page 25

... NOTE: Dimension "*" does not include mold flash. ■ Package & Lead frame material Package molding compound: Lead frame material: Lead frame surface treatment: MS1127-E-01 PACKAGE 9 8 0.65 Detail A 0.10 Epoxy, Halogen (bromine and chlorine) free Cu Solder (Pb free) plate - 25 - [AK4425A] 1.1 (max) A 0.17±0.05 0.1±0.1 0-10° 2011/03 ...

Page 26

... AKM 4425AET XXYYY Pin #1 indication 1) Date Code : XXYYY (5 digits) 2) XX: Lot# YYY: Date Code Marketing Code : 4425AET 3) Asahi Kasei Logo 4) REVISION HISTORY Reason Page Contents First Edition Error Correction 24 1. Grounding and Power Supply Decoupling - 26 - The description was changed. [AK4425A] 2011/03 ...

Page 27

... AKM harmless from any and all claims arising from the use of said product in the absence of such notification. MS1127-E-01 IMPORTANT NOTICE , and AKM assumes no responsibility for such use, except for the use Note2 [AK4425A] in any safety, life support, or Note1) 2011/03 ...

Related keywords