GS81302D20E-400I GSI Technology, GS81302D20E-400I Datasheet

GS81302D20E-400I

Manufacturer Part Number

GS81302D20E-400I

Description

Manufacturer

GSI Technology

Datasheet

1.GS81302D20E-400I.pdf (33 pages)

Specifications of GS81302D20E-400I

Pack_quantity

105

Comm_code

85423245

Lead_time

Current page: 1 of 33
Download datasheet (631Kb)

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.5 Clock Latency

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Supporter

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

SigmaQuad™ Family Overview

The GS81302D20/38E are built in compliance with the

SigmaQuad-II+ SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 150,994,944-bit (144Mb)

SRAMs. The GS81302D20/38E SigmaQuad SRAMs are just

one element in a family of low power, low voltage HSTL I/O

SRAMs designed to operate at the speeds needed to implement

economical high performance networking systems.

Rev: 1.00 4/2009

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

tKHKH

tKHQV

2.22 ns

0.45 ns

-450

Parameter Synopsis

0.45 ns

2.5 ns

-400

144Mb SigmaQuad-II+

1/33

Burst of 4 SRAM

Clocking and Addressing Schemes

The GS81302D20/38E SigmaQuad-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Because Separate I/O SigmaQuad-II+ B4RAMs always

transfer data in four packets, A0 and A1 are internally set to 0

for the first read or write transfer, and automatically

incremented by 1 for the next transfers.

2.67 ns

0.45 ns

-375

1 mm Bump Pitch, 11 x 15 Bump Array

GS81302D20/38E-450/400/375/333/300

165-Bump, 15 mm x 17 mm BGA

0.45 ns

3.0 ns

-333

Bottom View

0.45 ns

3.3 ns

-300

1.8 V and 1.5 V I/O

450 MHz–300 MHz

Preliminary

1.8 V V

Related parts for GS81302D20E-400I

Related keywords

GS81302D20E-400I datasheet
GS81302D20E-400I data sheet
GS81302D20E-400I pdf datasheet
GS81302D20E-400I component
GS81302D20E-400I part
GS81302D20E-400I distributor
GS81302D20E-400I RoHS
GS81302D20E-400I datasheet download