GS8182D18BGD-333 GSI Technology, GS8182D18BGD-333 Datasheet

GS8182D18BGD-333

Manufacturer Part Number

GS8182D18BGD-333

Description

BGA 165/1M x 18 (18 Meg) Burst of 4

Manufacturer

GSI Technology

Datasheet

1.GS8182D18BGD-200I.pdf (37 pages)

Specifications of GS8182D18BGD-333

Pack_quantity

144

Comm_code

85423245

Lead_time

Current page: 1 of 37
Download datasheet (2Mb)

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 9Mb and future 36Mb and

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

SigmaQuad™ Family Overview

The GS8182D08/09/18/36BD are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 18,874,368-bit (18Mb)

SRAMs. The GS8182D08/09/18/36BD SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8182D08/09/18/36BD SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

Rev: 1.03 1/2009

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

144Mb devices

tKHKH

tKHQV

0.45 ns

2.5 ns

-400

2.67 ns

0.45 ns

-375

Parameter Synopsis

1/37

0.45 ns

3.0 ns

18Mb SigmaQuad-II

-333

GS8182D08/09/18/36BD-400/375/333/300/250/200/167

Burst of 4 SRAM

0.45 ns

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

Because Separate I/O SigmaQuad-II B4 RAMs always transfer

data in four packets, A0 and A1 are internally set to 0 for the

first read or write transfer, and automatically incremented by 1

for the next transfers. Because the LSBs are tied off internally,

the address field of a SigmaQuad-II B4 RAM is always two

address pins less than the advertised index depth (e.g., the 1M

x 18 has a 256K addressable index).

3.3 ns

-300

0.45 ns

1 mm Bump Pitch, 11 x 15 Bump Array

4.0 ns

-250

165-Bump, 13 mm x 15 mm BGA

0.45 ns

5.0 ns

-200

Bottom View

0.50 ns

6.0 ns

-167

1.8 V and 1.5 V I/O

400 MHz–167 MHz

1.8 V V

Related parts for GS8182D18BGD-333

Related keywords

GS8182D18BGD-333 datasheet
GS8182D18BGD-333 data sheet
GS8182D18BGD-333 pdf datasheet
GS8182D18BGD-333 component
GS8182D18BGD-333 part
GS8182D18BGD-333 distributor
GS8182D18BGD-333 RoHS
GS8182D18BGD-333 datasheet download