INT5130 ETC1 [List of Unclassifed Manufacturers], INT5130 Datasheet - Page 8

no-image

INT5130

Manufacturer Part Number
INT5130
Description
Integrated Powerline MAC/PHY Transceiver
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
INT5130A1
Quantity:
9 000
Part Number:
INT5130A1
Quantity:
1 831
Part Number:
INT5130A1
Manufacturer:
INTAIION
Quantity:
20 000
INTELLON CONFIDENTIAL
Rev 8.1
AGCENC_N
Test Access Port
TCK
TDI
TMS
TDO
TRST_N
System Control
RESET_N
CLKIN
CLKOUT
MDI_ADRSEL[1:0]
MDI_SPIS_N
MII_GPSI_N
INT5130 Integrated Powerline MAC/PHY Transceiver Technical Data Sheet
Input
Input
Input
Input
Output
Input
Input
Clock Pad
Clock Pad
Input
Input
Input
8
AGC Encode
An inactive signal (logic 1) applied to this input
selects unitary AGC format. An active signal (logic
0) applied to this input selects encoded AGC format
Test Clock
Test Clock for the IEEE 1149.1 JTAG Port
Test Data In
Data In for the IEEE 1149.1 JTAG Port
Test Mode Select
Test Mode Select for the IEEE 1149.1 JTAG Port
Test Data Out
Data Out for the IEEE 1149.1 JTAG Port
Test Reset
This pin will be used to reset the TAP controller. It
should be connected to ground when the JTAG port
is not in use.
Reset
Resets logic circuitry, but not clock circuitry. Reset
is active low and should be held low for a minimum
of 100 ns.
Clock Input
100 MHz clock input. Driven by an external
oscillator or an external crystal (feedback path for
crystal implementation provided by CLKOUT) Note:
CLKIN connects directly to the 2.5 V core of the IC
and does not connect to the 3.3 V I/O ring.
Therefore, this pin is not 3.3 or 5 V tolerant.
Clock Output
100 MHz clock feedback path when a crystal is
implemented. This pin should be left as NO
CONNECT if an external oscillator is implemented on
CLKIN. Note: CLKOUT connects directly to the 2.5
V core of the IC and does not connect to the 3.3 V
I/O ring. Therefore, this pin is not 3.3 or 5 V
tolerant.
MDI PHY Address Selection
Address select used to compare against the upper
two bits of the MDI Address. These pins share
function with SPIS_CS_N and SPIS_SDI and should
be pulled-up or down with external resistors to set
the appropriate value which is read by the INT5130
during power up.
Management Data Interface/Serial Peripheral
Interface Slave Select.
Selects which PHY management signals are active.
Media Independent Interface/General Purpose
Serial Interface Select.
Selects which PHY data interface signals are active.
ADVANCE INFORMATION

Related parts for INT5130