HYS64D64020GBDL-6-C INFINEON [Infineon Technologies AG], HYS64D64020GBDL-6-C Datasheet

no-image

HYS64D64020GBDL-6-C

Manufacturer Part Number
HYS64D64020GBDL-6-C
Description
200-Pin Small Outline Dual-In-Line Memory Modules
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet
D a t a S h e e t , R e v . 1 . 1 , M ay . 2 00 4
H Y S 6 4 D 6 4 0 2 0 H B D L – 5 – C
H Y S 6 4 D 6 4 0 2 0 G B D L – 5 – C
H Y S 6 4 D 6 4 0 2 0 H B D L – 6 – C
H Y S 6 4 D 6 4 0 2 0 G B D L – 6 – C
200- Pi n Small Outli ne Dual -In- Line Memor y Modules
S O -D I M M
D D R S D R A M
M e m or y P r o du c t s
N e v e r
s t o p
t h i n k i n g .

Related parts for HYS64D64020GBDL-6-C

HYS64D64020GBDL-6-C Summary of contents

Page 1

... – 5 – – 6 – – 6 – C 200 Small Outli ne Dual -In- Line Memor y Modules ...

Page 2

Edition 2004-05 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany Infineon Technologies AG 2004. © All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of ...

Page 3

... – 5 – – 6 – – 6 – C 200 Small Outli ne Dual -In- Line Memor y Modules ...

Page 4

... HYS64D64020HBDL–5–C, HYS64D64020GBDL–5–C, HYS64D64020HBDL–6–C,HYS64D64020GBDL–6–C Revision History: Rev. 1.1 Previous Version: Rev. 1.0 Page Subjects (major changes since last revision) all 6,7 Updated Performance table, Order information 13 Updated Block diagram 19 Update AC Timing table 17,18 Updated Idd currents to final for DDR333 and DDR400 ...

Page 5

... Table of Contents 1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.1 Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.2 Current Specification and Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.3 AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4 SPD Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Data Sheet HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules 5 Rev. 1.1, 2004-05 ...

Page 6

... Description The HYS64D64020HBDL–5–C and HYS64D64020GBDL–5–C are industry standard 200-Pin Small Outline Dual-In-Line Memory Modules (SO-DIMMs) organized as 64M 64. The memory array is designed with Double Data Rate Synchronous DRAMs (DDR SDRAM). A variety of decoupling capacitors are mounted on the PC board. ...

Page 7

... Table 2 Ordering Information Type PC3200 (CL=3.0) HYS64D64020GBDL–5–C PC2700 (CL=2.5) HYS64D64020GBDL–6–C PC3200 (CL=3.0) HYS64D64020HBDL–5–C PC2700 (CL=2.5) HYS64D64020HBDL–6–C Data Sheet Compliance Code Description PC3200S–3033–1–Z two ranks 512 MB SO-DIMM PC2700S–2533–0–Z two ranks 512 MB SO-DIMM PC3200S– ...

Page 8

... I SSTL Column Address Strobe 119 WE I SSTL Write Enable Address Signals 117 BA0 I SSTL Bank Address Bus 1:0 116 BA1 I SSTL Data Sheet Small Outline DDR SDRAM Modules Table 3 Table 3 Pin# Name and Table 5 112 A0 111 A1 110 A2 109 A3 108 A4 107 A5 106 A6 105 ...

Page 9

... DQ50 I/O SSTL 175 DQ51 I/O SSTL 164 DQ52 I/O SSTL 166 DQ53 I/O SSTL Data Sheet HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Table 3 Pin Configuration of SO-DIMM (cont’d) Pin# Name Pin Buffer Type Type 172 DQ54 I/O SSTL 176 DQ55 I/O SSTL 177 ...

Page 10

... CMOS Serial Bus Clock 193 SDA I/O OD Serial Bus Data 194 SA0 I CMOS Slave Address Select Bus 2:0 196 SA1 I CMOS 198 SA2 I CMOS Data Sheet Small Outline DDR SDRAM Modules Table 3 Pin# Name Power Supplies V 1,2 REF module 197 V DDSPD module 9,10 21, 22, module 33, ...

Page 11

... Other Pins 199 DDID Note: Pin in tristate, Data Sheet Small Outline DDR SDRAM Modules Table 3 Pin# Name 85, NC 86, 97, 98, 124, 200 Table 4 Abbreviation Description I O I/O AI PWR GND NC Table 5 ...

Page 12

... Pin 187 - Pin 191 - Pin 195 - Pin 199 SDRAMs # row/bank/ SDRAMs columns bits 32M 8 16 13/2/10 12 HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Pin Configuration Pin 002 - V Pin 004 - SS Pin 006 - Pin 008 - DQ6 Pin 010 - Pin 012 - DM0 ...

Page 13

... Figure 2 Block Diagram SO-DIMM Raw Card A ( 64, 2 Ranks, 8) Note therefore V strap open DD DDQ DDID 2. DQ, DQS, DM resistors are 22 Data Sheet Small Outline DDR SDRAM Modules 9 ''63 '' '',' ' '0 &6 '0 '46 '46 ,2  '4 ,2  '4 ,2  ...

Page 14

... DDQ DDQ V – 0.04 V REF V + 0.15 V REF V –0.3 –0 0.36 0.71 1.4 14 HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Electrical Characteristics Values Unit Note/ Test typ. max. – DDQ 0.5 – +3.6 V – +3.6 V – +3.6 V – +70 C – +150 C 1 – ...

Page 15

... REF V stabilizes. REF 15 HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Electrical Characteristics Unit Note/Test Condition A Any input 0 V All other pins not under test 7) DQs are disabled; ...

Page 16

... for DDR266(A for DDR333 and DDR400B Auto-Refresh Current burst refresh RC RFCMIN Self-Refresh Current CKE 0.2 V; external clock on Operating Current 7 four bank interleaving with Burst Length = 4; see component data sheet. Data Sheet Small Outline DDR SDRAM Modules V IL,MAX V ; IH,MIN for DQ, DQS and DM; ...

Page 17

... Table 11 I Specification for HYS64D64020[G/H]BDL–5–C DD Product Type HYS64D64020GBDL–5–C HYS64D64020HBDL–5–C Organization 512MB 64 2 Ranks –5 Symbol Typ. I 940 DD0 I 1100 DD1 I 480 DD2P I 320 DD2F I 210 DD2Q I 610 DD3P I 690 DD3N I 1140 DD4R I 1140 DD4W ...

Page 18

... I Table 12 Specification for HYS64D64020[G/H]BDL–6–C DD Product Type HYS64D64020GBDL–6-–C HYS64D64020HBDL–6–C Organization 512MB 64 2 Ranks –6 Symbol Typ. I 810 DD0 I 930 DD1 I 400 DD2P I 270 DD2F I 180 DD2Q I 510 DD3P I 580 DD3N I 970 DD4R I 1010 DD4W I 300 ...

Page 19

... Mode register set command cycle time Write preamble setup time Write postamble Write preamble Address and control input setup time Address and control input hold time Data Sheet HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Symbol –5 DDR400B DDR333 Min. Max. Min. ...

Page 20

... V and IH(ac) 11) For each of the terms, if not already an integer, round to the next highest integer. cycle time. 12) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device. Data Sheet Small Outline DDR SDRAM Modules Symbol –5 DDR400B Min. Max. t 0.9 1 ...

Page 21

... SPD Contents Table 14 SPD Codes for HYS64D64020HBDL–5–C and HYS64D64020GBDL–5–C Product Type Organization Label Code JEDEC SPD Revision Byte# Description 0 Programmed SPD Bytes in E2PROM 1 Total number of Bytes in E2PROM 2 Memory Type (DDR = 07h) 3 Number of Row Addresses 4 Number of Column Addresses ...

Page 22

... Table 14 SPD Codes for HYS64D64020HBDL–5–C and HYS64D64020GBDL–5–C (cont’d) Product Type Organization Label Code JEDEC SPD Revision Byte# Description [ns] AH [ns [ns not used t 41 [ns] RCmin 42 t [ns] RFCmin t 43 [ns] CKmax 44 t [ns] ...

Page 23

... Table 14 SPD Codes for HYS64D64020HBDL–5–C and HYS64D64020GBDL–5–C (cont’d) Product Type Organization Label Code JEDEC SPD Revision Byte# Description 91 Module Revision Code 92 Test Program Revision Code 93 Module Manufacturing Date Year 94 Module Manufacturing Date Week Module Serial Number ( ...

Page 24

... Table 15 SPD Codes for HYS64D64020HBDL–6–C and HYS64D64020GBDL–6–C (cont’d) Product Type Organization Label Code JEDEC SPD Revision Byte# Description 20 WE (Write) Latency 21 DIMM Attributes 22 Component Attributes CLmax -0.5 (Byte 18) [ns SDRAM @ CLmax -0.5 [ns CLmax -1 (Byte 18) [ns] ...

Page 25

... Table 15 SPD Codes for HYS64D64020HBDL–6–C and HYS64D64020GBDL–6–C (cont’d) Product Type Organization Label Code JEDEC SPD Revision Byte# Description 74 Part Number, Char 2 75 Part Number, Char 3 76 Part Number, Char 4 77 Part Number, Char 5 78 Part Number, Char 6 ...

Page 26

... MIN. Detail of contacts 0.6 ±0.1 Burnished, no burr allowed Figure 3 Package Outline SO-DIMM Raw Card Z (L-DIM-200-9) Data Sheet 67.6 63.6 ±0.1 (2.45) 18.45 ±0.1 ±0.1 (2.4) 47.4 ±0.1 63 ±0.1 (2.7) (2.15) ±0.1 200 0.45 ±0.03 26 HYS64D64020[H/G]BDL–[5/6]–C Small Outline DDR SDRAM Modules Package Outlines 3.8 MAX. 100 1 ±0.1 Rev. 1.1, 2004-05 0.15 ...

Page 27

Published by Infineon Technologies AG ...

Related keywords