GS88037BT GSI [GSI Technology], GS88037BT Datasheet

no-image

GS88037BT

Manufacturer Part Number
GS88037BT
Description
256K x 36 9Mb Sync Burst SRAM
Manufacturer
GSI [GSI Technology]
Datasheet
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
• Single Cycle Deselect (SCD) operation
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP package
• Pb-Free 100-lead TQFP package available
Functional Description
Applications
The GS88037BT is a 9,437,184-bit (8,388,608-bit for x32
version) high performance synchronous SRAM with a
2-bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2, E3), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Rev: 1.04 2/2005
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Pipeline
3-1-1-1
3.3 V
2.5 V
9Mb Sync Burst SRAM
Curr
Curr
tCycle
t
KQ
(x36)
(x36)
Parameter Synopsis
1/19
256K x 36
-333
435
435
2.0
3.0
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
SCD Pipelined Reads
The GS88037BT is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88037BT operates on a 2.5 V or 3.3 V power supply.
All input are 3.3 V and 2.5 V compatible. Separate output
power (V
internal circuits and are 3.3 V and 2.5 V compatible.
-300
395
395
2.2
3.3
DDQ
-250
) pins are used to decouple output noise from the
330
330
2.3
4.0
-200
270
270
2.7
5.0
GS88037BT-333/300/250/200
Unit
mA
mA
ns
ns
© 2002, GSI Technology
333 MHz–200 MHz
2.5 V or 3.3 V V
2.5 V or 3.3 V I/O
DD

Related parts for GS88037BT

GS88037BT Summary of contents

Page 1

... Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal stopping the clock (CK). Memory data is retained during Sleep mode. Core and Interface Voltages The GS88037BT operates 3.3 V power supply. All input are 3.3 V and 2.5 V compatible. Separate output power (V ) pins are used to decouple output noise from the DDQ internal circuits and are 3 ...

Page 2

... DQP Rev: 1.04 2/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88037B 100-Pin TQFP Pinout 256K x 36 Top View 2/19 GS88037BT-333/300/250/200 DQP ...

Page 3

... V /DNU — DDQ Rev: 1.04 2/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88037BT-333/300/250/200 Description Address field LSBs and Address Counter preset Inputs Address Inputs Data Input and Output pins No Connect Byte Write—Writes all enabled bytes; active low ...

Page 4

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88037B Block Diagram Counter Load Register D Q Register D Q Register D Q Register D Q Register D Q Register D Q Register 4/19 GS88037BT-333/300/250/200 A Memory Array – DQx1 DQx9 © 2002, GSI Technology ...

Page 5

... ZZ Standby Interleaved Burst Sequence 10 11 1st address 11 00 2nd address 00 01 3rd address 01 10 4th address Note: The burst counter wraps to initial state on the 5th clock. 5/19 GS88037BT-333/300/250/200 = I SB A[1:0] A[1:0] A[1:0] A[1: © 2002, GSI Technology ...

Page 6

... and/or B may be used in any combination with BW to write single or multiple bytes. D 6/19 GS88037BT-333/300/250/200 B B Notes © ...

Page 7

... None X H None X L None Next CR X Next CR H Next CW X Next 7/19 GS88037BT-333/300/250/200 2 ADSP ADSC ADV ...

Page 8

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Simplified State Diagram X Deselect First Write Burst Write CR CW 8/19 GS88037BT-333/300/250/200 First Read Burst Read BW, and GW © 2002, GSI Technology ...

Page 9

... Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Simplified State Diagram with G X Deselect First Write Burst Write 9/19 GS88037BT-333/300/250/200 First Read Burst Read CR © 2002, GSI Technology ...

Page 10

... Storage Temperature Symbol Min. V 3.0 DD3 V 2.3 DD2 V 3.0 DDQ3 V 2.3 DDQ2 +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC. DDn 10/19 GS88037BT-333/300/250/200 Value –0.5 to 4.6 –0.5 to 4.6 –0 –0 +0.5 (≤ 4.6 V max.) DDQ –0 +0.5 (≤ 4.6 V max.) DD +/–20 +/–20 1.5 –55 to 125 –55 to 125 Typ. Max. ...

Page 11

... ILQ +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC. DDn Symbol Min. Typ – not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC. DDn 11/19 GS88037BT-333/300/250/200 Max. Unit Notes 0.3 V 1,3 DDQ 0.8 V 1,3 Max ...

Page 12

... V Symbol Test conditions I/O OUT Conditions V – DDQ Fig. 1 Output Load 1 DQ 50Ω V DDQ/2 * Distributed Test Jig Capacitance 12/19 GS88037BT-333/300/250/200 20% tKC Typ. Max. Unit 30pF © 2002, GSI Technology ...

Page 13

... DD Pipeline DDQ I Pipeline Pipeline and V operation. DD3 DD2 DDQ3 DDQ2 13/19 GS88037BT-333/300/250/200 Min – ≥ V – ≤ V – ≥ V –100 ≤ V – –1 uA OUT DD = 2.375 V 1.7 V DDQ = 3.135 V 2 ...

Page 14

... GS88037BT-333/300/250/200 -250 -200 Min Max Min Max — 4.0 — 5.0 — 2.2 — 2.3 — 2.7 1.0 1.0 — — — 1.0 1.0 — — — — 1.2 — 1.4 — 0.2 0.4 — ...

Page 15

... Pipeline Mode Timing (+1) Cont Deselect Write B Read C Read C+1 Read C+2 Read C+3 Cont tKC tKC tKH tKH tKL tKL ADSC initiated read and E3 only sampled with ADSC tS tKQ tOHZ tH Q(A) D(B) 15/19 GS88037BT-333/300/250/200 Deselect Deselected with E1 tKQX tLZ tHZ Q(C) Q(C+1) Q(C+2) Q(C+3) © 2002, GSI Technology ...

Page 16

... Rev: 1.04 2/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Sleep Mode Timing Diagram tKH tKH tKC tKC tKL tKL tZZS tZZH 16/19 GS88037BT-333/300/250/200 2. The duration of SB tZZR © 2002, GSI Technology ...

Page 17

... All dimensions are in millimeters (mm). 2. Package width and length do not include mold protrusion. Rev: 1.04 2/2005 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. θ 0.10 0.15 1.40 1.45 0.30 0.40 0.20 — e 22.0 22.1 20.0 20.1 16.0 16.1 b 14.0 14.1 0.65 — 0.60 0.75 1.00 — 0.10 — 7° 17/19 GS88037BT-333/300/250/200 E1 E © 2002, GSI Technology ...

Page 18

... GS88037BGT-250I 256K x 36 GS88037BGT-200I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS88037BT-200IT Commercial Temperature Range GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet ...

Page 19

... Corrected ordering information (incorrect speed bins Content corrected) • Updated format Content/Format • Deleted unneeded speed bins (275 & 225 MHz) • Added Pb-free information for TQFP Content/Format • Removed erroneous numeral from address pin (Pin 48) Content 19/19 GS88037BT-333/300/250/200 Page;Revisions;Reason © 2002, GSI Technology ...

Related keywords