GS82032AQ-5I GSI [GSI Technology], GS82032AQ-5I Datasheet
GS82032AQ-5I
Related parts for GS82032AQ-5I
GS82032AQ-5I Summary of contents
Page 1
... The GS82032A is an SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers ...
Page 2
GS82032A 100-Pin TQFP and QFP Pinout 100 DDQ ...
Page 3
TQFP Pin Description Pin Location 37, 36 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49 52, 53, 56, 57, 58, 59, 62, 63 68, 69, 72, 73, 74, 75, 78 ...
Page 4
GS82032A Block Diagram Register – LBO ADV CK ADSC ADSP Power Down ZZ Control Rev: 1.09 ...
Page 5
Mode Pin Functions Mode Name Burst Order Control Output Register Control Power Down Control Note: There are pull-up devices on LBO and FT pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and ...
Page 6
Synchronous Truth Table Address Operation Used Deselect Cycle, Power Down Deselect Cycle, Power Down Deselect Cycle, Power Down Read Cycle, Begin Burst External Read Cycle, Begin Burst External Write Cycle, Begin Burst External Read Cycle, Continue Burst Read Cycle, Continue ...
Page 7
Simplified State Diagram Notes: 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low. 2. The upper portion of the diagram assumes active use of only the Enable (E inputs, and that ADSP ...
Page 8
Simplified State Diagram with G Notes: 1. The diagram shows supported (tested) synchronous state transitions, plus supported transitions that depend upon the use Use of “Dummy Reads” (Read Cycles with G high) may be used to make ...
Page 9
Absolute Maximum Ratings (All voltages reference Symbol Description V Voltage on V Pins Voltage in V Pins DDQ DDQ V Voltage on Clock Input Pin CK V Voltage on I/O Pins I/O V ...
Page 10
... Junction to Ambient (at 200 lfm) Junction to Ambient (at 200 lfm) Junction to Case (TOP) Notes: 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temper- ature air flow, board density, and PCB thermal resistance. 2. SCMI G-38-87 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1 4 ...
Page 11
AC Test Conditions Parameter Input high level Input low level Input slew rate Input reference level Output reference level Output load Notes: 1. Include scope and jig capacitance. 2. Test conditions as specified with output loading as shown in Fig. ...
Page 12
Operating Currents Parameter Test Conditions Device Selected; Operating All other inputs Current Output open Standby ZZ V – 0 Current Device Deselected; Deselect All other inputs Current Rev: ...
Page 13
AC Electrical Characteristics Parameter Clock Cycle Time Clock to Output Valid Pipeline Clock to Output Invalid Clock to Output in Low-Z Clock Cycle Time Clock to Output Valid Flow Through Clock to Output Invalid Clock to Output in Low-Z Clock ...
Page 14
Write Cycle Timing Single Write ADSP ADSC ADV –An 0 WR1 – Hi-Z DQ –DQ A ...
Page 15
Flow Through Read Cycle Timing Single Read ADSP ADSC ADV –An RD1 – tOLZ DQ ...
Page 16
Flow Through Read-Write Cycle Timing Single Read ADSP ADSC ADV tS tH A0–An RD1 – tOE G tKQ Hi-Z DQ ...
Page 17
Pipelined SCD Read Cycle Timing Single Read ADSP ADSC ADV RD1 – Hi-Z DQ – Rev: ...
Page 18
Pipelined SCD Read - Write Cycle Timing Single Read ADSP ADSC ADV –An 0 RD1 – ...
Page 19
... Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention ...
Page 20
GS82032A Output Driver Characteristics 60 Pull Down Drivers -20 -40 Pull Up Drivers -60 -80 -0.5 0 0.5 3. Rev: 1.09 7/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. ...
Page 21
TQFP and QFP Package Drawing Symbol Description A1 A2 Body Thickness b c Lead Thickness D Terminal Dimension D1 Package Body E Terminal Dimension E1 Package Body Notes: 1. All dimensions ...
Page 22
... Pipeline/Flow Through 64K x 32 GS82032AQ-133I Pipeline/Flow Through 64K x 32 GS82032AQ-4I Pipeline/Flow Through 64K x 32 GS82032AQ-5I Pipeline/Flow Through 64K x 32 GS82032AQ-6I Pipeline/Flow Through Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS82032AT-100IT. ...
Page 23
... Added the following part numbers to the Ordering Information table on page 22: – GS82032AT-4 – GS82032AT-6 – GS82032AT-4I Content – GS82032AT-6I – GS82032AQ-4 – GS82032AQ-6 – GS82032AQ-4I – GS82032AQ-6I • Removed all references to 200 MHz parts (no longer active) Content 23/23 GS82032AT/Q-180/166/133/100 © 2000, Giga Semiconductor, Inc. ...