GS8322Z18 GSI [GSI Technology], GS8322Z18 Datasheet

no-image

GS8322Z18

Manufacturer Part Number
GS8322Z18
Description
36Mb Pipelined and Flow Through Synchronous NBT SRAM
Manufacturer
GSI [GSI Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GS8322Z18B-200
Manufacturer:
GSI
Quantity:
20 000
Part Number:
GS8322Z18GB-166V
Manufacturer:
GSI
Quantity:
232
119, 165 & 209 BGA
Commercial Temp
Industrial Temp
Features
• NBT (No Bus Turn Around) functionality allows zero wait
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• User-configurable Pipeline and Flow Through mode
• ZQ mode pin for user-selectable high/low output drive
• IEEE 1149.1 JTAG-compatible Boundary Scan
• LBO pin for Linear or Interleave Burst mode
• Pin-compatible with 2Mb, 4Mb, 8Mb, and 16Mb devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ Pin for automatic power-down
• JEDEC-standard 119-, 165- or 209-Bump BGA package
Functional Description
The GS8322Z18/36/72 is a 36Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Rev: 11/1/04
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM™, NoBL™ and
ZBT™ SRAMs
Through
Pipeline
3-1-1-1
2-1-1-1
36Mb Pipelined and Flow Through
Flow
Synchronous NBT SRAM
t
KQ (x18/x36)
Curr
Curr
Curr
Curr
Curr
Curr
t
tCycle
tCycle
KQ (x72)
t
KQ
(x18)
(x36)
(x72)
(x18)
(x36)
(x72)
Parameter Synopsis
1/38
-250 -225 -200 -166 -150 -133 Unit
285
350
440
205
235
315
2.5
3.0
4.0
6.5
6.5
265
320
410
195
225
295
2.7
3.0
4.4
7.0
7.0
GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C)
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8322Z18/36/72 may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising edge triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8322Z18/36/72 is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 119-bump, 165-bump or 209-bump BGA package.
245
295
370
185
210
265
3.0
3.0
5.0
7.5
7.5
220
260
320
175
200
255
3.5
3.5
6.0
8.0
8.0
210
240
300
165
190
240
3.8
3.8
6.7
8.5
8.5
185
215
265
155
175
230
4.0
4.0
7.5
8.5
8.5
mA
mA
mA
mA
mA
mA
ns
ns
ns
ns
ns
250 MHz–133 MHz 2.5
© 2002, GSI Technology
2.5 V or 3.3 V I/O
V or 3.3 V V
DD

Related parts for GS8322Z18

GS8322Z18 Summary of contents

Page 1

... This feature eliminates complex off- chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing. The GS8322Z18/36/72 may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge- triggered registers that capture input signals, the device incorporates a rising edge triggered output register ...

Page 2

... TMS D D Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( ADV ...

Page 3

... CKE Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Description Address field LSBs and Address Counter Preset Inputs Address Inputs Data Input and Output pins Byte Write Enable for I/Os ...

Page 4

... DDQ Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Description Scan Test Mode Select Scan Test Data In Scan Test Data Out Scan Test Clock Core power supply I/O and Core Ground ...

Page 5

... DQD V M DDQ N DQD P DQD DDQ Bump BGA— Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( ADV ...

Page 6

... GS8322Z18B Pad Out—119-Bump BGA—Top View (Package DDQ DQB DDQ DQB V J DDQ DQB V M DDQ N DQB DDQ Bump BGA— Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. ...

Page 7

... GS8322Z18/36 119-Bump BGA Pin Description Symbol Type I — CKE ADV LBO TMS I TDI TDO O I TCK ...

Page 8

... NC V DDQ LBO Bump BGA— Body—1.0 mm Bump Pitch Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( CKE ADV ...

Page 9

... NC V DDQ LBO Bump BGA— Body—1.0 mm Bump Pitch Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( CKE ADV ...

Page 10

... GS8322Z18/36E 165-Bump BGA Pin Description Symbol Type I — CKE ADV LBO I I TMS I TDI O TDO I TCK — ...

Page 11

... Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( ...

Page 12

... This device contains circuitry that ensures all outputs are in High Z during power-up 2-bit burst counter is incorporated. 10. The address counter is incriminated for all Burst continue cycles. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) External L ...

Page 13

... Input Command Code ƒ Transition Current State (n) Next State (n+1) n Clock (CK) Command Current State Current State and Next State Definition for Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( Deselect ...

Page 14

... Transition Current State (n) Intermediate State (N+1) Clock (CK) Command Current State and Next State Definition for Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Pipeline Mode Data I/O State Diagram Intermediate R D Intermediate Intermediate W ...

Page 15

... Transition Current State (n) Clock (CK) Command Current State and Next State Definition for: Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Flow Through Mode Data I/O State Diagram High ...

Page 16

... Note: The burst counter wraps to initial state on the 5th clock. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Pin State Function Name L Linear Burst LBO H Interleaved Burst ...

Page 17

... GSI RAM is fully compatible with these sockets. In the unlikely event the part being replaced is a Flow Through device, the pin will need to be pulled low for correct operation. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Sleep Mode Timing Diagram tKH tKH ...

Page 18

... Input Under/overshoot voltage must be –2 V > Vi < V Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Description Voltage on V Pins DD ...

Page 19

... Input Under/overshoot voltage must be –2 V > Vi < V Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Symbol Min. Typ. V 2.0 — ...

Page 20

... Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted. 3. Device is deselected as defined by the Truth Table. DQ Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Overshoot Measurement and Timing 50% V ...

Page 21

... Output Leakage Current (x36/x72) Output Leakage Current (x18) Output High Voltage Output High Voltage Output Low Voltage Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Symbol Test Conditions ≥ ...

Page 22

... Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) 22/38 © 2002, GSI Technology ...

Page 23

... asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) -250 -225 Min ...

Page 24

... A0– DQa–DQd G *Note: E=High(False Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Pipeline Mode Timing (NBT) Write B+1 Read C Cont Read D tKL tKL tKH tKH ...

Page 25

... TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Flow Through Mode Timing (NBT) Write B+1 Read C ...

Page 26

... Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Description 26/38 © 2002, GSI Technology ...

Page 27

... Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) JTAG TAP Block Diagram · ...

Page 28

... TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Not Used Configuration 0 ...

Page 29

... The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is still determined by its input pins. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) JTAG Tap Controller State Diagram 1 1 ...

Page 30

... Places Bypass Register between TDI and TDO. Notes: 1. Instruction codes expressed in binary, MSB on left, LSB on right. 2. Default instruction automatically loaded at power-up and in test-logic-reset state. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Description 30/38 Notes ...

Page 31

... Input reference level Output reference level Notes: 1. Include scope and jig capacitance. 2. Test conditions as shown unless otherwise noted. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Symbol V IHJ3 V ILJ3 V IHJ2 V ILJ2 ...

Page 32

... For information regarding the Boundary Scan Chain obtain BSDL files for this part, please contact our Applications Engineering Department at: apps@gsitechnology.com. Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) JTAG Port Timing Diagram tTKC tTKC ...

Page 33

... A A1 0.40 0.50 ∅b 0.50 0.60 c 0.31 0.36 D 21.9 22.0 D1 18.0 (BSC) E 13.9 14.0 E1 10.0 (BSC) e 1.00 (BSC) aaa 0.15 Rev 1.0 Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72( ∅b e Max Units 1.70 mm 0.60 mm 0.70 mm 0. 33/ Side View Bottom View ...

Page 34

... SEATING PLANE C Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) BOTTOM VIEW Ø0. Ø0. Ø0.44~0.64(165x 1.0 10.0 15±0. ...

Page 35

... SEATING PLANE C Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) BOTTOM VIEW A1 Ø0. Ø0. Ø0.60~0.90 (119x 7.62 14±0. ...

Page 36

... GS8322Z72C-133 Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS8322Z18B-150IB. 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user ...

Page 37

... GS8322Z72C-133I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS8322Z18B-150IB. 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user ...

Page 38

... Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C) Page;Revisions;Reason • Creation of new datasheet • Add 165 BGA C • Fix missing address at B9 and ZQ at H10 in 165 pinouts C • ...

Related keywords