V29C31004T Mosel Vitelic Corp, V29C31004T Datasheet - Page 9

• Manufacturer Part Number: V29C31004T
• Description: 4 MEGABIT 524/288 x 8 BIT 3.3 VOLT CMOS FLASH MEMORY
• Manufacturer: Mosel Vitelic Corp

MOSEL VITELIC
Functional Description
equally-sized sectors of 1K bytes each. The 16 KB
lockable Boot Block is intended for storage of the
system BIOS boot code. The boot code is the first
piece of code executed each time the system is
powered on or rebooted.
V29C31004T with the Boot Block address starting
from 7C000H to 7FFFFH, and the V29C31004B
with the Boot Block address starting from 00000H
to 3FFFFH.
Read Cycle
and OE signals LOW. Data Out becomes valid only
when these conditions are met. During a read cycle
WE must be HIGH prior to CE and OE going LOW.
WE must remain HIGH during the read operation
for the read to complete (see Table 1).
Output Disable
will terminate the read operation and place the l/O
pins in the HIGH-Z state.
Standby
signal is HIGH. The l/O pins are placed in the
HIGH-Z, independent of the OE input state.
Command Sequence
provide the “reset” feature to return the chip to its
normal state when an incomplete command
sequence or an interruption has happened. In this
case, normal operation (Read Mode) can be
restored by issuing a “non-existent” command
sequence, for example Address: 5555H, Data FFH.
Table 1. Operation Modes Decoding
NOTES:
1.
2.
V29C31004T/V29C31004B Rev. 0.3 October 2000
Decoding Mode
Read
Byte Write
Standby
Autoselect Device ID
Autoselect Manufacture ID
Enabling Boot Block Protection Lock
Disabling Boot Block Protection Lock
Output Disable
The V29C31004T/V29C31004B consists of 512
The V29C31004 is available in two versions: the
A read cycle is performed by holding both CE
Returning OE or CE HIGH, whichever occurs first
The device will enter standby mode when the CE
The V29C31004T/V29C31004B does not
X = Don’t Care, V
PD: The data at the byte address to be programmed.
IH
= HIGH, V
IL
= LOW, V
CE
V
V
V
V
V
V
V
V
IH
IL
IL
IL
IL
IL
IL
H
H
= 12.5V Max.
OE
V
V
V
V
V
V
V
X
IL
IH
IL
IL
IH
H
H
9
Byte Write Cycle
on a byte-by-byte basis. The byte write operation is
initiated by using a specific four-bus-cycle
sequence: two unlock program cycles, a program
setup command and program data program cycles
(see Table 2).
latched on the falling edge of either CE or WE,
whichever is last. Data is latched on the rising edge
of CE or WE, whichever is first. The byte write cycle
can be CE controlled or WE controlled.
Sector Erase Cycle
sector erase operation which allows each sector to
be erased and reprogrammed without affecting
data stored in other sectors. Sector erase operation
is initiated by using a specific six-bus-cycle
sequence: Two unlock program cycles, a setup
command, two additional unlock program cycles,
and the sector erase command (see Table 2). A
sector must be first erased before it can be re-
16KB Boot Block
WE
V
V
V
V
V
V
V
The V29C31004T/V29C31004B is programmed
During the byte write cycle, addresses are
The V29C31004T/V29C31004B features a
X
V29C31004T
IH
IH
IH
IH
IL
IL
IL
1 KB
1 KB
1 KB
16KB Boot Block = 16 Sectors
V
A
V
A
A
X
X
X
X
IH
IL
0
0
0
7FFFFH
7C000H
00000H
V29C31004T/V29C31004B
V
V
A
A
A
X
X
X
X
IL
IL
1
1
1
03FFFH
00000H
A
V
V
V
V
A
A
X
X
H
H
H
H
9
9
9
16KB Boot Block
V29C31004B
1 KB
1 KB
1 KB
HIGH-Z
HIGH-Z
READ
CODE
CODE
I/O
PD
X
X
51004-15