S9S12GN32F0MLF Freescale Semiconductor, S9S12GN32F0MLF Datasheet - Page 280

• Manufacturer Part Number: S9S12GN32F0MLF
• Description: 16-bit Microcontrollers - MCU 16-bit32k Flash 2k RAM
• Manufacturer: Freescale Semiconductor

Specifications of S9S12GN32F0MLF

• Rohs: yes
• Core: S12
• Processor Series: MC9S12G
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 32 KB
• Data Ram Size: 2048 B
• On-chip Adc: Yes
• Operating Supply Voltage: 3.13 V to 5.5 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: TSSOP-20
• Mounting Style: SMD/SMT

Interrupt Module (S12SINTV1)
6.1.3
6.1.4
Figure 6-1
1. The vector base is a 16-bit address which is accumulated from the contents of the interrupt vector base register (IVBR, used
282
as upper byte) and 0x00 (used as lower byte).
•
•
•
•
•
•
•
•
•
•
•
•
2–58 I bit maskable interrupt vector requests (at addresses vector base + 0x0082–0x00F2).
I bit maskable interrupts can be nested.
One X bit maskable interrupt vector request (at address vector base + 0x00F4).
One non-maskable software interrupt request (SWI) or background debug mode vector request (at
address vector base + 0x00F6).
One non-maskable unimplemented op-code trap (TRAP) vector (at address vector base + 0x00F8).
Three system reset vectors (at addresses 0xFFFA–0xFFFE).
Determines the highest priority interrupt vector requests, drives the vector to the bus on CPU
request
Wakes up the system from stop or wait mode when an appropriate interrupt request occurs.
Run mode
This is the basic mode of operation.
Wait mode
In wait mode, the clock to the INT module is disabled. The INT module is however capable of
waking-up the CPU from wait mode if an interrupt occurs. Please refer to
from Stop or Wait Mode”
Stop Mode
In stop mode, the clock to the INT module is disabled. The INT module is however capable of
waking-up the CPU from stop mode if an interrupt occurs. Please refer to
from Stop or Wait Mode”
Freeze mode (BDM active)
In freeze mode (BDM active), the interrupt vector base register is overridden internally. Please
refer to
shows a block diagram of the INT module.
Modes of Operation
Block Diagram
Section 6.3.1.1, “Interrupt Vector Base Register (IVBR)”
MC9S12G Family Reference Manual,
for details.
for details.
Rev.1.23
for details.
Section 6.5.3, “Wake Up
Section 6.5.3, “Wake Up
Freescale Semiconductor