S9S12G64F0MLH Freescale Semiconductor, S9S12G64F0MLH Datasheet - Page 674

no-image

S9S12G64F0MLH

Manufacturer Part Number
S9S12G64F0MLH
Description
16-bit Microcontrollers - MCU S12 Core,64k Flash
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G64F0MLH

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
64 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G64F0MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G64F0MLH
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S12G64F0MLHR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Communication Interface (S12SCIV5)
20.3.2.6
Read: Anytime
Write: Anytime
676
Module Base + 0x0003
Reset
Field
TCIE
ILIE
TIE
RIE
RE
TE
7
6
5
4
3
2
W
R
BERRM1
Transmitter Interrupt Enable Bit — TIE enables the transmit data register empty flag, TDRE, to generate
interrupt requests.
0 TDRE interrupt requests disabled
1 TDRE interrupt requests enabled
Transmission Complete Interrupt Enable Bit — TCIE enables the transmission complete flag, TC, to generate
interrupt requests.
0 TC interrupt requests disabled
1 TC interrupt requests enabled
Receiver Full Interrupt Enable Bit — RIE enables the receive data register full flag, RDRF, or the overrun flag,
OR, to generate interrupt requests.
0 RDRF and OR interrupt requests disabled
1 RDRF and OR interrupt requests enabled
Idle Line Interrupt Enable Bit — ILIE enables the idle line flag, IDLE, to generate interrupt requests.
0 IDLE interrupt requests disabled
1 IDLE interrupt requests enabled
Transmitter Enable Bit — TE enables the SCI transmitter and configures the TXD pin as being controlled by
the SCI. The TE bit can be used to queue an idle preamble.
0 Transmitter disabled
1 Transmitter enabled
Receiver Enable Bit — RE enables the SCI receiver.
0 Receiver disabled
1 Receiver enabled
TIE
1
SCI Control Register 2 (SCICR2)
0
7
BERRM0
TCIE
1
0
6
Figure 20-9. SCI Control Register 2 (SCICR2)
Reserved
MC9S12G Family Reference Manual,
Table 20-10. SCICR2 Field Descriptions
Table 20-9. Bit Error Mode Coding
RIE
0
5
ILIE
0
4
Description
Function
TE
0
3
Rev.1.23
RE
0
2
Freescale Semiconductor
RWU
0
1
SBK
0
0

Related parts for S9S12G64F0MLH