GTL2010PW,112 NXP Semiconductors, GTL2010PW,112 Datasheet
GTL2010PW,112
Specifications of GTL2010PW,112
GTL2010PW
GTL2010PW
Related parts for GTL2010PW,112
GTL2010PW,112 Summary of contents
Page 1
Low cost bidirectional voltage Headline translation without directional control Unlike level-shifting bus switches, which only translate between fixed voltages, these bidirectional low-voltage translators can translate any voltage between 1 and any other voltage between 1 and 5 V. They also reduce ON-state resistance and minimize propagation delay. Key features directional control required for bidirectional voltage translations RON resistance (6.5 Ω) between input and output pins (Sn/Dn ropagation delay: 1.5 ns (typ hannel off-state capacitance: 7 ery low (5 µA) standby current power supply required – prevents latch-ups 4 V ery small QFN package options Applications 4 ...
Page 2
The open-drain construction, which eliminates the need for directional control, makes the translators ideal for designs that combine low-voltage (1.0 to 1.8 V) and legacy (3.3 and/or 5 bus signals. The translators can change I C-bus signal levels at speeds up to 3.4 2 MHz. The translators can also be used in designs that combine GTL and LVTTL/ TTL signals, shifting processor sideband I/O signals between voltage levels. Bidirectional voltage translation To configure the translators for bidirectional clamping, the G input REF must be connected to D and both REF pins must be pulled to the high-side V through a pull-up resistor (typically CC 200 kΩ). A filter capacitor REF recommended. The CPU output can be set as totem pole or open drain (pull-up resistors may be required), as can the chipset output ...