FM25L256-STR Cypress Semiconductor, FM25L256-STR Datasheet - Page 7

• Manufacturer Part Number: FM25L256-STR
• Description: F-RAM 256K (32Kx8) 2.7V
• Manufacturer: Cypress Semiconductor

Specifications of FM25L256-STR

• Product Category: F-RAM
• Memory Size: 256 KB
• Organization: 32 K x 8
• Interface: SPI
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SOIC-8
• Factory Pack Quantity: 2500

is internally set and cleared via the WREN and
WRDI commands, respectively.
BP1 and BP0 are memory block write protection bits.
They specify portions of memory that are write
protected as shown in the following table.
Table 3. Block Memory Write Protection
The BP1 and BP0 bits and the Write Enable Latch
are the only mechanisms that protect the memory
from writes. The remaining write protection features
protect inadvertent changes to the block protect bits.
Table 4. Write Protection
Memory Operation
The SPI interface, which is capable of a relatively
high clock frequency, highlights the fast write
capability of the FRAM technology. Unlike SPI-bus
EEPROMs, the FM25L256 can perform sequential
writes at bus speed. No page register is needed and
any number of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value. The upper bit of the address is a “don’t care”.
In total, 15-bits specify the address of the first data
byte of the write operation. Subsequent bytes are data
and they are written sequentially. Addresses are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 7FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first. A write operation is shown in
Figure 9.
Unlike EEPROMs, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8
WRITE op-code operation. Asserting /WP active in
Rev. 2.4 (obsolete)
Feb. 2009
th
BP1
0
0
1
1
WEL
clock). The rising edge of /CS terminates a
0
1
1
1
BP0
0
1
0
1
WPEN
X
0
1
1
Protected Address Range
None
6000h to 7FFFh (upper ¼)
4000h to 7FFFh (upper ½)
0000h to 7FFFh (all)
/WP
X
X
0
1
Protected Blocks
Protected
Protected
Protected
Protected
The WPEN bit controls the effect of the hardware
/WP pin. When WPEN is low, the /WP pin is
ignored. When WPEN is high, the /WP pin controls
write access to the status register. Thus the Status
register is write protected if WPEN=1 and /WP=0.
This scheme provides a write protection mechanism,
which can prevent software from writing the
memory under any circumstances. This occurs if the
BP1 and BP0 are set to 1, the WPEN bit is set to 1,
and /WP is set to 0. This occurs because the block
protect bits prevent writing memory and the /WP
signal in hardware prevents altering the block
protect bits (if WPEN is high). Therefore in this
condition, hardware must be involved in allowing a
write operation. The following table summarizes the
write protection conditions.
the middle of a write operation will have no affect
until the next falling edge of /CS.
Read Operation
After the falling edge of /CS, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value. The upper bit of the address is a
don’t care. In total, 15-bits specify the address of the
first byte of the read operation. After the op-code and
address are complete, the SI line is ignored. The bus
master issues 8 clocks, with one bit read out for each.
Addresses are incremented internally as long as the
bus master continues to issue clocks. If the last
address of 7FFFh is reached, the counter will roll
over to 0000h. Data is read MSB first. The rising
edge of /CS terminates a READ op-code operation.
A read operation is shown in Figure 10.
Hold
The /HOLD pin can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while SCK is low, the current
operation will pause. Taking the /HOLD pin high
while SCK is low will resume an operation. The
transitions of /HOLD must occur while SCK is low,
but the SCK and /CS pins can toggle during a hold
state.
Unprotected Blocks
Protected
Unprotected
Unprotected
Unprotected
FM25L256 Extended Temp.
Status Register
Protected
Unprotected
Protected
Unprotected
Page 7 of 14