AT24C512BW-SH-T Atmel, AT24C512BW-SH-T Datasheet - Page 10

• Manufacturer Part Number: AT24C512BW-SH-T
• Description: IC EEPROM 512KBIT 1MHZ 8SOIC
• Manufacturer: Atmel

Specifications of AT24C512BW-SH-T

• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Memory Size: 512K (64K x 8)
• Speed: 1MHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 1.8 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6. Read Operations
Figure 6-2.
10
AT24C512B
Byte Write
Read operations are initiated the same way as write operations with the exception that the
Read/Write select bit in the device address word is set to “1”. There are three read operations:
current address read, random address read and sequential read.
CURRENT ADDRESS READ: The internal data word address counter maintains the last
address accessed during the last read or write operation, incremented by “1”. This address stays
valid between operations as long as the chip power is maintained. The address roll over during
read is from the last byte of the last memory page, to the first byte of the first page.
Once the device address with the Read/Write select bit set to “1” is clocked in and acknowl-
edged by the EEPROM, the current address data word is serially clocked out. The
microcontroller does not respond with an input “0” but does generate a following stop condition
(see
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data
word address. Once the device address word and data word address are clocked in and
acknowledged by the EEPROM, the microcontroller must generate another start condition. The
microcontroller now initiates a current address read by sending a device address with the
Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks
out the data word. The microcontroller does not respond with a “0” but does generate a following
stop condition (see
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a ran-
dom address read. After the microcontroller receives a data word, it responds with an
acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment
the data word address and serially clock out sequential data words. When the memory address
limit is reached, the data word address will roll over and the sequential read will continue. The
sequential read operation is terminated when the microcontroller does not respond with a “0” but
does generate a following stop condition (see
Figure 6-1.
Figure 6-4 on page
Device Address
MSB
Figure 6-5 on page
1
11).
0
1
11).
0
Figure 6-6 on page
A
2
A
1
11).
A
0
R/W
LSB
5297A–SEEPR–1/08