MT48LC16M16A2P-6A:D TR Micron Technology Inc, MT48LC16M16A2P-6A:D TR Datasheet - Page 68

IC SDRAM 256MBIT 167MHZ 54TSOP

MT48LC16M16A2P-6A:D TR

Manufacturer Part Number
MT48LC16M16A2P-6A:D TR
Description
IC SDRAM 256MBIT 167MHZ 54TSOP
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48LC16M16A2P-6A:D TR

Format - Memory
RAM
Memory Type
SDRAM
Memory Size
256M (16Mx16)
Speed
167MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
54-TSOP II
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1223-2
MT48LC16M16A2P-6A:D TR
Figure 38: WRITE – DQM Operation
Burst Read/Single Write
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. N 1/10 EN
Command
BA0, BA1
Address
DQM
CKE
CLK
A10
DQ
t CMS
t CKS
t AS
t AS
t AS
ACTIVE
Bank
T0
Row
Row
t CKH
t CMH
t AH
t AH
t AH
Note:
t RCD
t CK
The burst read/single write mode is entered by programming the write burst mode bit
(M9) in the mode register to a 1. In this mode, all WRITE commands result in the access
of a single column location (burst of one), regardless of the programmed burst length.
READ commands access columns according to the programmed burst length and se-
quence, just as in the normal mode of operation (M9 = 0).
T1
NOP
1. For this example, BL = 4.
Disable auto precharge
Enable auto precharge
t CMS
t CL
t DS
Column m
WRITE
T2
Bank
D
t CMH
IN
t DH
t CH
T3
NOP
68
t DS
T4
NOP
Micron Technology, Inc. reserves the right to change products or specifications without notice.
D
IN
t DH
t DS
256Mb: x4, x8, x16 SDRAM
T5
NOP
D
IN
t DH
© 1999 Micron Technology, Inc. All rights reserved.
NOP
T6
WRITE Operation
NOP
T7
Don’t Care

Related parts for MT48LC16M16A2P-6A:D TR